

Spartan-6 FPGA Electrical Characteristics

Spartan®-6 LX FPGAs are available in -3, -2, and -1L speed grades, with -3 having the highest performance. Spartan-6 LXT FPGAs are available in -4, -3, and -2 speed grades, with -4 having the highest performance. Spartan-6 FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -2 speed grade industrial device are the same as for a -2 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Spartan-6 FPGA data sheet, part of an overall set of documentation on the Spartan-6 family of FPGAs, is available on the Xilinx website.

All specifications are subject to change without notice.

Spartan-6 FPGA DC Characteristics

Table 1: Absolute Maximum Ratings

Symbol	Description		Units
V_{CCINT}	Internal supply voltage relative to GND	-0.5 to 1.32	V
V_{CCAUX}	Auxiliary supply voltage relative to GND	-0.5 to 3.75	V
V_{CCO}	Output drivers supply voltage relative to GND	-0.5 to 3.75	V
V_{BATT}	Key memory battery backup supply (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only)	-0.5 to 4.05	V
V_{FS}	External voltage supply for eFUSE programming (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only). ⁽⁵⁾	-0.5 to 3.75	V
V_{REF}	Input reference voltage	-0.5 to 3.75	V
$V_{IN}^{(2)}$	I/O input voltage relative to GND ⁽³⁾ (user and dedicated I/Os)	-0.95 to 4.4	V
V_{TS}	Voltage applied to 3-state output (user and dedicated I/Os)	-0.95 to 4.4	V
T_{STG}	Storage temperature (ambient)	-65 to 150	°C
T_{SOL}	Maximum soldering temperature ⁽⁴⁾ (TQG144, CPG196, CSG225, CSG324, CSG484, and FTG256)	+260	°C
	Maximum soldering temperature ⁽⁴⁾ (Pb-free packages: FGG484, FGG676, and FGG900)	+250	°C
	Maximum soldering temperature ⁽⁴⁾ (Pb packages: FT256, FG484, FG676, and FG900)	+220	°C
T_J	Maximum junction temperature ⁽⁴⁾	+125	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
2. I/O absolute maximum limit applied to DC and AC signals.
3. For I/O operation, refer to the [Spartan-6 FPGA SelectIO Resources User Guide](#).
4. For soldering guidelines and thermal considerations, see [Spartan-6 FPGA Packaging and Pinout Specification](#).
5. When not programming eFUSE, connect V_{FS} to V_{CCAUX} .

Table 2: Recommended Operating Conditions

Symbol	Description	Temperature Range	Speed Grade	Min	Typ	Max	Units
V_{CCINT}	Internal supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	-4, -3, -2	1.14	1.2	1.26	V
			-1L	0.95	1.0	1.05	V
$V_{CCAUX}^{(1)}$	Auxiliary supply voltage relative to GND when $V_{CCAUX} = 2.5\text{V}$, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	-4, -3, -2, -1L	2.375	2.5	2.625	V
			-3, -2, -1L				
$V_{CCO}^{(2,3)}$	Auxiliary supply voltage relative to GND when $V_{CCAUX} = 3.3\text{V}$, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	-4, -3, -2, -1L	3.15	3.3	3.45	V
	Auxiliary supply voltage relative to GND when $V_{CCAUX} = 3.3\text{V}$, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	-3, -2, -1L				
V_{IN}	Output supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	-4, -3, -2, -1L	1.1		3.45	V
	Output supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	-3, -2, -1L				
$V_{BATT}^{(4)}$	Battery voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$ (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only)	Commercial	-4, -3, -2, -1L	1.0		3.6	V
	Battery voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$ (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only)	Industrial	-3, -2, -1L				
V_{FS}	External voltage supply for eFUSE programming (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only). ⁽⁶⁾	All	All	3.2	3.3	3.4	V
R_{FUSE}	External resistor for eFUSE programming (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only).	All	All	1129	1140	1151	Ω

Notes:

1. Recommended maximum voltage droop for V_{CCAUX} is 10 mV/ms.
2. Configuration data is retained even if V_{CCO} drops to 0V.
3. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
4. V_{BATT} is required only when using bitstream encryption. If battery is not used, connect V_{BATT} to either GND or V_{CCAUX} .
5. All voltages are relative to ground.
6. When not programming eFUSE, connect V_{FS} to V_{CCAUX} .

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Speed Grade	Min	Typ	Max	Units
V_{DRINT}	Data retention V_{CCINT} voltage (below which configuration data might be lost)	-4, -3, -2	0.8			V
		-1L	0.8			V
V_{DRAUX}	Data retention V_{CCAUX} voltage (below which configuration data might be lost)		2.0			V
I_{REF}	V_{REF} leakage current per pin		-10		10	μA
I_L	Input or output leakage current per pin (sample-tested)		-10		10	μA
C_{IN}	Input capacitance (sample-tested)				10	pF

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Speed Grade	Min	Typ	Max	Units
$I_{RPU}^{(1)}$	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$ or $V_{CCAUX} = 3.3V$	-4, -3, -2		332		μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$ or $V_{CCAUX} = 2.5V$			217		μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$			123		μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$			87		μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$			56		μA
$I_{RPU}^{(1)}$	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$ or $V_{CCAUX} = 3.3V$	-1L				μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$ or $V_{CCAUX} = 2.5V$					μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$					μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$					μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$					μA
$I_{RPD}^{(1)}$	Pad pull-down (when selected) @ $V_{CCO} = 2.5V$, $V_{CCAUX} = 3.3V$	-4, -3, -2		341		μA
	Pad pull-down (when selected) @ $V_{CCO} = 2.5V$, $V_{CCAUX} = 2.5V$			229		μA
$I_{RPD}^{(1)}$	Pad pull-down (when selected) @ $V_{CCO} = 2.5V$, $V_{CCAUX} = 3.3V$	-1L				μA
	Pad pull-down (when selected) @ $V_{CCO} = 2.5V$, $V_{CCAUX} = 2.5V$					μA
$I_{BATT}^{(2)}$	Battery supply current (XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and XC6SLX150T only)				150	nA

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Maximum value specified for worst case process at 25°C.

Important Note

Typical values for quiescent supply current are specified at nominal voltage, 25°C junction temperatures (T_j). Quiescent supply current is specified by speed grade for Spartan-6 devices. Xilinx recommends analyzing static power consumption using the XPOWER™ Estimator (XPE) tool (download at <http://www.xilinx.com/power>) for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
I_{CCINTQ}	Quiescent V_{CCINT} supply current	XC6SLX4	N/A	4.0	4.0	2.4	mA
		XC6SLX9	N/A	4.0	4.0	2.4	mA
		XC6SLX16	N/A	6.0	6.0	3.6	mA
		XC6SLX25	N/A	11.0	11.0	6.6	mA
		XC6SLX25T	11.0	11.0	11.0	N/A	mA
		XC6SLX45	N/A	18.0	18.0	10.8	mA
		XC6SLX45T	18.0	18.0	18.0	N/A	mA
		XC6SLX75	N/A	30.0	30.0	18.0	mA
		XC6SLX75T	30.0	30.0	30.0	N/A	mA
		XC6SLX100	N/A	36.0	36.0	21.6	mA
		XC6SLX100T	36.0	36.0	36.0	N/A	mA
		XC6SLX150	N/A	51.0	51.0	30.6	mA
		XC6SLX150T	51.0	51.0	51.0	N/A	mA

Table 4: Typical Quiescent Supply Current (Cont'd)

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
I_{CCQ}	Quiescent V_{CCQ} supply current	XC6SLX4	N/A	1.0	1.0	1.0	mA
		XC6SLX9	N/A	1.0	1.0	1.0	mA
		XC6SLX16	N/A	2.0	2.0	2.0	mA
		XC6SLX25	N/A	2.0	2.0	2.0	mA
		XC6SLX25T	2.0	2.0	2.0	N/A	mA
		XC6SLX45	N/A	3.0	3.0	3.0	mA
		XC6SLX45T	3.0	3.0	3.0	N/A	mA
		XC6SLX75	N/A	4.0	4.0	4.0	mA
		XC6SLX75T	4.0	4.0	4.0	N/A	mA
		XC6SLX100	N/A	5.0	5.0	5.0	mA
		XC6SLX100T	5.0	5.0	5.0	N/A	mA
		XC6SLX150	N/A	7.0	7.0	7.0	mA
		XC6SLX150T	7.0	7.0	7.0	N/A	mA
I_{CCAUXQ}	Quiescent V_{CCAUXQ} supply current	XC6SLX4	N/A	3.0	3.0	3.0	mA
		XC6SLX9	N/A	3.0	3.0	3.0	mA
		XC6SLX16	N/A	3.0	3.0	3.0	mA
		XC6SLX25	N/A	4.0	4.0	4.0	mA
		XC6SLX25T	4.0	4.0	4.0	N/A	mA
		XC6SLX45	N/A	5.0	5.0	5.0	mA
		XC6SLX45T	5.0	5.0	5.0	N/A	mA
		XC6SLX75	N/A	7.0	7.0	7.0	mA
		XC6SLX75T	7.0	7.0	7.0	N/A	mA
		XC6SLX100	N/A	8.0	8.0	8.0	mA
		XC6SLX100T	8.0	8.0	8.0	N/A	mA
		XC6SLX150	N/A	12.0	12.0	12.0	mA
		XC6SLX150T	12.0	12.0	12.0	N/A	mA

Notes:

- Typical values are specified at nominal voltage, 25°C junction temperatures (T_j). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 25°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values.
- Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- If differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 5: Power Supply Ramp Time

Symbol	Description	Speed Grade	Ramp Time	Units
V_{CCINTR}	Internal supply voltage ramp time	-4, -3, -2	0.20 to 50.0	ms
		-1L	0.20 to 40.0	ms
V_{CCOR}	Output drivers supply voltage ramp time	All	0.20 to 50.0	ms
V_{CCAUXR}	Auxiliary supply voltage ramp time	All	0.20 to 50.0	ms

SelectIO™ Interface DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 6: Single-Ended I/O Standard DC Input and Output Levels

I/O Standard	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL	-0.5	0.8	2.0	4.1	0.4	2.4	Note(2)	Note(2)
LVCMOS33	-0.5	0.8	2.0	4.1	0.4	$V_{CCO} - 0.4$	Note(2)	Note(2)
LVCMOS25	-0.5	0.7	1.7	4.1	0.4	$V_{CCO} - 0.4$	Note(2)	Note(2)
LVCMOS18	-0.5	0.38	0.8	4.1	0.45	$V_{CCO} - 0.45$	Note(2)	Note(2)
LVCMOS18 (-1L)	-0.5	0.33	0.71	4.1	0.45	$V_{CCO} - 0.45$	Note(2)	Note(2)
LVCMOS18_JEDEC	-0.5	35% V_{CCO}	65% V_{CCO}	4.1	0.45	$V_{CCO} - 0.45$	Note(2)	Note(2)
LVCMOS15	-0.5	0.38	0.8	4.1	25% V_{CCO}	75% V_{CCO}	Note(3)	Note(3)
LVCMOS15 (-1L)	-0.5	0.33	0.71	4.1	25% V_{CCO}	75% V_{CCO}	Note(3)	Note(3)
LVCMOS15_JEDEC	-0.5	35% V_{CCO}	65% V_{CCO}	4.1	25% V_{CCO}	75% V_{CCO}	Note(3)	Note(3)
LVCMOS12	-0.5	0.38	0.8	4.1	0.4	$V_{CCO} - 0.4$	Note(4)	Note(4)
LVCMOS12 (-1L)	-0.5	0.33	0.71	4.1	0.4	$V_{CCO} - 0.4$	Note(4)	Note(4)
LVCMOS12_JEDEC	-0.5	35% V_{CCO}	65% V_{CCO}	4.1	0.4	$V_{CCO} - 0.4$	Note(4)	Note(4)
PCI33_3 ⁽⁵⁾	-0.5	30% V_{CCO}	50% V_{CCO}	$V_{CCO} + 0.5$	10% V_{CCO}	90% V_{CCO}	Note(5)	Note(5)
PCI66_3 ⁽⁵⁾	-0.5	30% V_{CCO}	50% V_{CCO}	$V_{CCO} + 0.5$	10% V_{CCO}	90% V_{CCO}	Note(5)	Note(5)
I2C	-0.5	30% V_{CCO}	70% V_{CCO}	4.1	20% V_{CCO}	—	3	—
SMBUS	-0.5	0.8	2.1	4.1	0.4	—	4	—
SDIO	-0.5	12.5% V_{CCO}	75% V_{CCO}	4.1	12.5% V_{CCO}	75% V_{CCO}	0.1	-0.1
MOBILE_DDR	-0.5	20% V_{CCO}	80% V_{CCO}	4.1	10% V_{CCO}	90% V_{CCO}	0.1	-0.1
HSTL_I	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	8	-8
HSTL_II	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	16	-16
HSTL_III	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	24	-8
HSTL_I_18	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	11	-11
HSTL_II_18	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	22	-22
HSTL_III_18	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	0.4	$V_{CCO} - 0.4$	30	-11
SSTL3_I	-0.5	$V_{REF} - 0.2$	$V_{REF} + 0.2$	4.1	$V_{TT} - 0.6$	$V_{TT} + 0.6$	8	-8
SSTL3_II	-0.5	$V_{REF} - 0.2$	$V_{REF} + 0.2$	4.1	$V_{TT} - 0.8$	$V_{TT} + 0.8$	16	-16
SSTL2_I	-0.5	$V_{REF} - 0.15$	$V_{REF} + 0.15$	4.1	$V_{TT} - 0.61$	$V_{TT} + 0.61$	8.1	-8.1
SSTL2_II	-0.5	$V_{REF} - 0.15$	$V_{REF} + 0.15$	4.1	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
SSTL18_I	-0.5	$V_{REF} - 0.125$	$V_{REF} + 0.125$	4.1	$V_{TT} - 0.47$	$V_{TT} + 0.47$	6.7	-6.7
SSTL18_II	-0.5	$V_{REF} - 0.125$	$V_{REF} + 0.125$	4.1	$V_{TT} - 0.60$	$V_{TT} + 0.60$	13.4	-13.4
SSTL15_II	-0.5	$V_{REF} - 0.1$	$V_{REF} + 0.1$	4.1	$V_{TT} - 0.4$	$V_{TT} + 0.4$	13.4	-13.4

Notes:

1. Tested according to relevant specifications.
2. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
3. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
4. Using drive strengths of 2, 4, 6, 8, or 12 mA.
5. For more information on PCI33_3 and PCI66_3 refer to refer to the [Spartan-6 FPGA SelectIO Resources User Guide](#).

Table 7: Differential I/O Standard DC Input and Output Levels

I/O Standard	V _{ID}		V _{ICM}		V _{OD}		V _{OCM}		V _{OH}	V _{OL}
	mV, Min	mV, Max	V, Min	V, Max	mV, Min	mV, Max	V, Min	V, Max	V, Min	V, Max
LVDS_33	100	600	0.3	2.35	247	454	1.125	1.375	—	—
LVDS_25	100	600	0.3	2.35	247	454	1.125	1.375	—	—
BLVDS_25	100	—	0.3	2.35	240	460	Typical 50% V _{CCO}		—	—
MINI_LVDS_33	200	600	0.3	1.95	300	600	1.0	1.4	—	—
MINI_LVDS_25	200	600	0.3	1.95	300	600	1.0	1.4	—	—
LVPECL_33	100	1000	0.3	2.8	Inputs only					
LVPECL_25	100	1000	0.3	1.95	Inputs only					
RSDS_33	100	—	0.3	1.5	100	400	1.0	1.4	—	—
RSDS_25	100	—	0.3	1.5	100	400	1.0	1.4	—	—
TMDS_33	150	1200	2.7	3.23	400	600	V _{CCO} – 0.3	V _{CCO} – 0.19	—	—
PPDS_33	100	400	0.2	2.3	100	400	0.5	1.4	—	—
PPDS_25	100	400	0.2	2.3	100	400	0.5	1.4	—	—
DISPLAY_PORT	190	1260	0.3	2.35	—	—	Typical 50% V _{CCO}		—	—
DIFF_HSTL_I	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_II	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_III	100	—	0.68	0.9	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_I_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_II_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_HSTL_III_18	100	—	0.8	1.1	—	—	—	—	V _{CCO} – 0.4	0.4
DIFF_SSTL3_I	100	—	1.0	1.9	—	—	—	—	V _{TT} + 0.6	V _{TT} – 0.6
DIFF_SSTL3_II	100	—	1.0	1.9	—	—	—	—	V _{TT} + 0.8	V _{TT} – 0.8
DIFF_SSTL2_I	100	—	1.0	1.5	—	—	—	—	V _{TT} + 0.61	V _{TT} – 0.61
DIFF_SSTL2_II	100	—	1.0	1.5	—	—	—	—	V _{TT} + 0.81	V _{TT} – 0.81
DIFF_SSTL18_I	100	—	0.7	1.1	—	—	—	—	V _{TT} + 0.47	V _{TT} – 0.47
DIFF_SSTL18_II	100	—	0.7	1.1	—	—	—	—	V _{TT} + 0.6	V _{TT} – 0.6
DIFF_SSTL15_II	100	—	0.55	0.95	—	—	—	—	V _{TT} + 0.4	V _{TT} – 0.4

Table 8: eFUSE Read Endurance

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
DNA_CYCLES	Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations.	30,000,000				Read Cycles
AES_CYCLES	Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.	30,000,000				Read Cycles

GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT family of devices. See [DS160: Spartan-6 Family Overview](#) for more information.

GTP Transceiver DC Characteristics

Table 9: Absolute Maximum Ratings for GTP Transceivers⁽¹⁾

Symbol	Description	Min	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	-0.5	1.32	V
MGTAVTTX	Analog supply voltage for the GTP transmitter termination circuit relative to GND	-0.5	1.32	V
MGTAVTTRX	Analog supply voltage for the GTP receiver termination circuit relative to GND	-0.5	1.32	V
MGTAVCCPLL	Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND	-0.5	1.32	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom)	-0.5	1.32	V
V_{IN}	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.32	V
$V_{MGTREFCLK}$	Reference clock absolute input voltage	-0.5	1.32	V

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 10: Recommended Operating Conditions for GTP Transceivers^(1,2)

Symbol	Description	Min	Typ	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	1.14	1.20	1.26	V
MGTAVTTX	Analog supply voltage for the GTP transmitter termination circuit relative to GND	1.14	1.20	1.26	V
MGTAVTTRX	Analog supply voltage for the GTP receiver termination circuit relative to GND	1.14	1.20	1.26	V
MGTAVCCPLL	Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND	1.14	1.20	1.26	V
MGTAVTTRCAL	Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom)	1.14	1.20	1.26	V

Notes:

- Each voltage listed requires the filter circuit described in *Spartan-6 FPGA GTP Transceiver User Guide*.
- Voltages are specified for the temperature range of $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$.

Table 11: GTP Transceiver Current Supply (per Lane)

Symbol	Description	Typ ⁽¹⁾	Max	Units
$I_{MGTAVCC}$	GTP transceiver internal analog supply current	40.4	Note 2	mA
$I_{MGTAVTTX}$	GTP transmitter termination supply current	27.4		mA
$I_{MGTAVTTRX}$	GTP receiver termination supply current	13.6		mA
$I_{MGTAVCCPLL}$	GTP transmitter and receiver PLL supply current	28.7		mA
R_{MGTREF}	Precision reference resistor for internal calibration termination	$50.0 \pm 1\%$ tolerance		Ω

Notes:

- Typical values are specified at nominal voltage, 25°C , with a 2.5 Gb/s line rate, with a shared PLL use mode.
- Values for currents of other transceiver configurations and conditions can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 12: GTP Transceiver Quiescent Supply Current (per Lane)^(1,2,3)

Symbol	Description	Typ ⁽⁴⁾	Max	Units
I _{MGTAVCCQ}	Quiescent MGTAVCC supply current	1.7	Note 2	mA
I _{MGTAVTTTXQ}	Quiescent MGTAVTTTX supply current	0.1		mA
I _{MGTAVTTRXQ}	Quiescent MGTAVTTRX supply current	1.2		mA
I _{MGTAVCCPLLQ}	Quiescent MGTAVCCPLL supply current	1.0		mA

Notes:

1. Device powered and unconfigured.
2. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
3. GTP transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP transceivers.
4. Typical values are specified at nominal voltage, 25°C.

GTP Transceiver DC Input and Output Levels

Table 13 summarizes the DC output specifications of the GTP transceivers in Spartan-6 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult the [Spartan-6 FPGA GTP Transceiver User Guide](#) for further details.

Table 13: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV _{PPIN}	Differential peak-to-peak input voltage	External AC coupled	125		2000	mV
V _{IN}	Absolute input voltage	DC coupled MGTAVTTRX = 1.2V	-400		MGTAVTTRX	mV
V _{CMIN}	Common mode input voltage	DC coupled MGTAVTTRX = 1.2V		3/4 MGTAVTTRX		mV
DV _{PPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to maximum setting			1000	mV
V _{SEOUT}	Single-ended output voltage swing ⁽¹⁾				500	mV
V _{CMOUTDC}	Common mode output voltage	Equation based			MGTAVTTTX - V _{SEOUT} /2	mV
R _{IN}	Differential input resistance			100		Ω
R _{OUT}	Differential output resistance			100		Ω
T _{OSKEW}	Transmitter output skew					ps
C _{EXT}	Recommended external AC coupling capacitor ⁽²⁾		75	100	200	nF

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [Spartan-6 FPGA GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

[Table 14](#) summarizes the DC specifications of the clock input of the GTP transceiver. Consult the [Spartan-6 FPGA GTP Transceiver User Guide](#) for further details.

Table 14: GTP Transceiver Clock DC Input Level Specification⁽¹⁾

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage			800		mV
R_{IN}	Differential input resistance			100		Ω
C_{EXT}	Required external AC coupling capacitor			100		nF

GTP Transceiver Switching Characteristics

Consult the [Spartan-6 FPGA GTP Transceiver User Guide](#) for further information.

Table 15: GTP Transceiver Performance

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
F_{GTPMAX}	Maximum GTP transceiver data rate	3.125	3.125	2.7	N/A	Gb/s
$F_{GTPRANGE1}$	GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 1$	2.4 to 3.125	2.4 to 3.125	2.4 to 2.7	N/A	Gb/s
$F_{GTPRANGE2}$	GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 2$	1.2 to 1.62	1.2 to 1.62	1.2 to 1.62	N/A	Gb/s
$F_{GTPRANGE3}$	GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 4$	0.6 to 0.81	0.6 to 0.81	0.6 to 0.81	N/A	Gb/s
$F_{GPLLMAX}$	Maximum PLL frequency	1.62	1.62	1.62	N/A	GHz
$F_{GPLLMIN}$	Minimum PLL frequency	1.2	1.2	1.2	N/A	GHz

Table 16: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
$F_{GTPDRPCLK}$	GTP transceiver DCLK (DRP clock) maximum frequency	160	156.25	100	N/A	MHz

Table 17: GTP Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F_{GCLK}	Reference clock frequency range		60		160	MHz
T_{RCLK}	Reference clock rise time	20% – 80%		200		ps
T_{FCLK}	Reference clock fall time	80% – 20%		200		ps
T_{DCREF}	Reference clock duty cycle	Transceiver PLL only	45	50	55	%

Table 17: GTP Transceiver Reference Clock Switching Characteristics (Cont'd)

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T _{LOCK}	Clock recovery frequency acquisition time	Initial PLL lock			1	ms
T _{PHASE}	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock				μs




Figure 3: Reference Clock Timing Parameters

Table 18: GTP Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Conditions	Speed Grade				Units
			-4	-3	-2	-1L	
F _{TXOUT}	TXOUTCLK maximum frequency		312.5	270	N/A	N/A	MHz
F _{RXREC}	RXRECCLK maximum frequency		312.5	270	N/A	N/A	MHz
T _{RX}	RXUSRCLK maximum frequency		312.5	270	N/A	N/A	MHz
T _{RX2}	RXUSRCLK2 maximum frequency	1 byte interface	156.25	125	N/A	N/A	MHz
		2 byte interface	156.25	125	N/A	N/A	MHz
		4 byte interface	78.125	67.5	N/A	N/A	MHz
T _{TX}	TXUSRCLK maximum frequency		312.5	270	N/A	N/A	MHz
T _{TX2}	TXUSRCLK2 maximum frequency	1 byte interface	156.25	125	N/A	N/A	MHz
		2 byte interface	156.25	125	N/A	N/A	MHz
		4 byte interface	78.125	67.5	N/A	N/A	MHz

Notes:

1. Clocking must be implemented as described in [Spartan-6 FPGA GTP Transceiver User Guide](#).

Table 19: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
T _{RTX}	TX Rise time	20%–80%				ps
T _{FTX}	TX Fall time	80%–20%				ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾					ps
V _{TXOOBVDP}	Electrical idle amplitude				20	mV
T _{TXOOBTRANSITION}	Electrical idle transition time					ns
T _{J3.125}	Total Jitter ⁽²⁾	3.125 Gb/s				UI
D _{J3.125}	Deterministic Jitter ⁽²⁾					UI
T _{J2.5}	Total Jitter ⁽²⁾	2.5 Gb/s				UI
D _{J2.5}	Deterministic Jitter ⁽²⁾					UI
T _{J1.62}	Total Jitter ⁽²⁾	1.62 Gb/s				UI
D _{J1.62}	Deterministic Jitter ⁽²⁾					UI

Table 19: GTP Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T _{J1.25}	Total Jitter ⁽²⁾	1.25 Gb/s				UI
D _{J1.25}	Deterministic Jitter ⁽²⁾					UI
T _{J614}	Total Jitter ⁽²⁾	614 Mb/s				UI
D _{J614}	Deterministic Jitter ⁽²⁾					UI

Notes:

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP transceiver sites.
2. Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.

Table 20: GTP Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
T _{RXELECIDLE}	Time for RXELECIDLE to respond to loss or restoration of data					ns
R _{XOOBVDPP}	OOB detect threshold peak-to-peak		60		150	mV
R _{XSSST}	Receiver spread-spectrum tracking ⁽¹⁾		Modulated @ 33 KHz			ppm
R _{XRL}	Run length (CID)		Internal AC capacitor bypassed			UI
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance		CDR 2 nd -order loop disabled			ppm
			CDR 2 nd -order loop enabled			ppm
SJ Jitter Tolerance⁽²⁾						
JT_SJ _{3.125}	Sinusoidal Jitter ⁽³⁾	3.125 Gb/s				UI
JT_SJ _{2.5}	Sinusoidal Jitter ⁽³⁾	2.5 Gb/s				UI
JT_SJ _{1.62}	Sinusoidal Jitter ⁽³⁾	1.62 Gb/s				UI
JT_SJ _{1.25}	Sinusoidal Jitter ⁽³⁾	1.25 Gb/s				UI
JT_SJ ₆₁₄	Sinusoidal Jitter ⁽³⁾	614 Mb/s				UI
SJ Jitter Tolerance with Stressed Eye⁽²⁾						
JT_TJSE _{3.125}	Total Jitter with Stressed Eye	3.125 Gb/s				UI

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a Bit Error Ratio of $1e^{-12}$.
3. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.

Endpoint Block for PCI Express Designs Switching Characteristics

Consult the [Spartan-6 FPGA Integrated Endpoint Block for PCI Express](#) for further information.

Table 21: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
F _{PCIEUSER}	User clock maximum frequency	62.5	62.5	62.5	N/A	MHz

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [Switching Characteristics, page 13](#).

Table 22: Interface Performances

Description	Speed Grade			
	-4	-3	-2	-1L
Networking Applications				
SDR LVDS transmitter (using IOB SDR register)				
DDR LVDS transmitter (using IOB ODDR2 register)				
SDR LVDS transmitter (using OSERDES2; DATA WIDTH = 2 to 8)				
DDR LVDS transmitter (using OSERDES2; DATA WIDTH = 2 to 8)		1.05 Gb/s	950 Mb/s	
SDR LVDS receiver (1:7 / 7:1 video link (LDI interface)) ⁽¹⁾				
Memory Interfaces (Implemented using the Spartan-6 FPGA Memory Controller Block)				
DDR		400 Mb/s	400 Mb/s	
DDR2		800 Mb/s	667 Mb/s	
DDR3		800 Mb/s	667 Mb/s	
Mobile_DDR		400 Mb/s	400 Mb/s	

Notes:

- LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performance.

Switching Characteristics

All values represented in this data sheet are based on these advance speed specifications: v1.03 for -4, -3, and -2; and v1.00 for -1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device.

Table 23 correlates the current status of each Spartan-6 device on a per speed grade basis.

Table 23: Spartan-6 Device Speed Grade Designations

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC6SLX4	-3, -2, -1L		
XC6SLX9	-3, -2, -1L		
XC6SLX16	-3, -2, -1L		
XC6SLX25	-3, -2, -1L		
XC6SLX25T	-4, -3, -2		
XC6SLX45	-3, -2, -1L		
XC6SLX45T	-4, -3, -2		
XC6SLX75	-3, -2, -1L		
XC6SLX75T	-4, -3, -2		
XC6SLX100	-3, -2, -1L		
XC6SLX100T	-4, -3, -2		
XC6SLX150	-3, -2, -1L		
XC6SLX150T	-4, -3, -2		

Testing of Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-6 devices.

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 24 lists the production released Spartan-6 family member, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE™ software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 24: Spartan-6 Device Production Software and Speed Specification Release⁽¹⁾

Device	Speed Grade Designations ⁽²⁾			
	-4	-3	-2	-1L
XC6SLX4	N/A			
XC6SLX9	N/A			
XC6SLX16	N/A			
XC6SLX25	N/A			
XC6SLX25T				N/A
XC6SLX45	N/A			
XC6SLX45T				N/A
XC6SLX75	N/A			
XC6SLX75T				N/A
XC6SLX100	N/A			
XC6SLX100T				N/A
XC6SLX150	N/A			
XC6SLX150T				N/A

Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.
- LX devices are not available with a -4 speed grade; LXT devices are not available with a -1L speed grade.

IOB Pad Input/Output/3-State Switching Characteristics

Table 25 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

T_{IOP1} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 26 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

Table 25: IOB Switching Characteristics

I/O Standard	T_{IOP1}				T_{IOOP}				T_{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVDS_33	1.32	1.33	1.46	1.80	1.63	1.88	1.96	2.28	1.63	1.88	1.96	2.28	ns	
LVDS_25	1.18	1.19	1.32	1.63	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
BLVDS_25	1.18	1.19	1.32	1.63	1.91	2.16	2.24	2.62	1.91	2.16	2.24	2.62	ns	
MINI_LVDS_33	1.32	1.33	1.46	1.80	1.62	1.87	1.95	2.27	1.62	1.87	1.95	2.27	ns	
MINI_LVDS_25	1.18	1.19	1.32	1.63	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
LVPECL_33	1.32	1.33	1.46	1.80	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOP1}				T _{IOP2}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVPECL_25	1.18	1.19	1.32	1.63	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns	
RSDS_33 (point to point)	1.32	1.33	1.46	1.80	1.63	1.88	1.96	2.28	1.63	1.88	1.96	2.28	ns	
RSDS_25 (point to point)	1.18	1.19	1.32	1.63	1.75	2.00	2.08	2.43	1.75	2.00	2.08	2.43	ns	
TMDS_33	1.35	1.36	1.49	1.83	1.58	1.83	1.91	2.22	1.58	1.83	1.91	2.22	ns	
PPDS_33	1.32	1.33	1.46	1.80	1.63	1.88	1.96	2.28	1.63	1.88	1.96	2.28	ns	
PPDS_25	1.18	1.19	1.32	1.63	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
DISPLAY_PORT	1.18	1.19	1.32	1.63	3.05	3.30	3.38	3.99	3.05	3.30	3.38	3.99	ns	
I2C	1.48	1.49	1.62	1.99	6.12	6.37	6.45	7.67	6.12	6.37	6.45	7.67	ns	
SMBUS	1.48	1.49	1.62	1.99	6.12	6.37	6.45	7.67	6.12	6.37	6.45	7.67	ns	
SDIO	1.51	1.52	1.65	2.02	2.76	3.01	3.09	3.64	2.76	3.01	3.09	3.64	ns	
MOBILE_DDR	1.08	1.09	1.22	1.51	2.56	2.81	2.89	3.40	2.56	2.81	2.89	3.40	ns	
HSTL_I	1.04	1.05	1.18	1.46	1.72	1.97	2.05	2.39	1.72	1.97	2.05	2.39	ns	
HSTL_II	1.04	1.05	1.18	1.46	1.71	1.96	2.04	2.38	1.71	1.96	2.04	2.38	ns	
HSTL_III	1.10	1.11	1.24	1.53	1.74	1.99	2.07	2.42	1.74	1.99	2.07	2.42	ns	
HSTL_I_18	1.09	1.10	1.23	1.52	1.75	2.00	2.08	2.43	1.75	2.00	2.08	2.43	ns	
HSTL_II_18	1.09	1.10	1.23	1.52	1.78	2.03	2.11	2.46	1.78	2.03	2.11	2.46	ns	
HSTL_III_18	1.14	1.15	1.28	1.58	1.67	1.92	2.00	2.33	1.67	1.92	2.00	2.33	ns	
SSTL3_I	1.74	1.75	1.88	2.30	1.71	1.96	2.04	2.38	1.71	1.96	2.04	2.38	ns	
SSTL3_II	1.74	1.75	1.88	2.30	1.75	2.00	2.08	2.43	1.75	2.00	2.08	2.43	ns	
SSTL2_I	1.45	1.46	1.59	1.95	1.67	1.92	2.00	2.33	1.67	1.92	2.00	2.33	ns	
SSTL2_II	1.46	1.47	1.60	1.96	1.72	1.97	2.05	2.39	1.72	1.97	2.05	2.39	ns	
SSTL18_I	1.05	1.06	1.19	1.47	1.62	1.87	1.95	2.27	1.62	1.87	1.95	2.27	ns	
SSTL18_II	1.04	1.05	1.18	1.46	1.65	1.90	1.98	2.31	1.65	1.90	1.98	2.31	ns	
SSTL15_II	1.02	1.03	1.16	1.44	1.68	1.93	2.01	2.34	1.68	1.93	2.01	2.34	ns	
DIFF_HSTL_I	1.09	1.10	1.23	1.52	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
DIFF_HSTL_II	1.09	1.10	1.23	1.52	1.72	1.97	2.05	2.39	1.72	1.97	2.05	2.39	ns	
DIFF_HSTL_III	1.09	1.10	1.23	1.52	1.70	1.95	2.03	2.37	1.70	1.95	2.03	2.37	ns	
DIFF_HSTL_I_18	1.13	1.14	1.27	1.57	1.78	2.03	2.11	2.46	1.78	2.03	2.11	2.46	ns	
DIFF_HSTL_II_18	1.12	1.13	1.26	1.56	1.70	1.95	2.03	2.37	1.70	1.95	2.03	2.37	ns	
DIFF_HSTL_III_18	1.13	1.14	1.27	1.57	1.72	1.97	2.05	2.39	1.72	1.97	2.05	2.39	ns	
DIFF_SSTL3_I	1.32	1.33	1.46	1.80	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
DIFF_SSTL3_II	1.32	1.33	1.46	1.80	1.79	2.04	2.12	2.48	1.79	2.04	2.12	2.48	ns	
DIFF_SSTL2_I	1.18	1.19	1.32	1.63	1.78	2.03	2.11	2.46	1.78	2.03	2.11	2.46	ns	
DIFF_SSTL2_II	1.18	1.19	1.32	1.63	1.76	2.01	2.09	2.44	1.76	2.01	2.09	2.44	ns	
DIFF_SSTL18_I	1.13	1.14	1.27	1.57	1.70	1.95	2.03	2.37	1.70	1.95	2.03	2.37	ns	
DIFF_SSTL18_II	1.13	1.14	1.27	1.57	1.70	1.95	2.03	2.37	1.70	1.95	2.03	2.37	ns	
DIFF_SSTL15_II	1.10	1.11	1.24	1.53	1.68	1.93	2.01	2.34	1.68	1.95	2.01	2.34	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}				T _{ILOOP}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVTTL, QUIETIO, 2 mA	1.51	1.52	1.65	2.02	5.41	5.66	5.74	6.82	5.41	5.66	5.74	6.82	ns	
LVTTL, QUIETIO, 4 mA	1.51	1.52	1.65	2.02	4.28	4.53	4.61	5.46	4.28	4.53	4.61	5.46	ns	
LVTTL, QUIETIO, 6 mA	1.51	1.52	1.65	2.02	3.80	4.05	4.13	4.89	3.80	4.05	4.13	4.89	ns	
LVTTL, QUIETIO, 8 mA	1.51	1.52	1.65	2.02	3.32	3.57	3.65	4.31	3.32	3.57	3.65	4.31	ns	
LVTTL, QUIETIO, 12 mA	1.51	1.52	1.65	2.02	3.33	3.58	3.66	4.32	3.33	3.58	3.66	4.32	ns	
LVTTL, QUIETIO, 16 mA	1.51	1.52	1.65	2.02	3.04	3.29	3.37	3.98	3.04	3.29	3.37	3.98	ns	
LVTTL, QUIETIO, 24 mA	1.51	1.52	1.65	2.02	2.83	3.08	3.16	3.72	2.83	3.08	3.16	3.72	ns	
LVTTL, Slow, 2 mA	1.51	1.52	1.65	2.02	4.46	4.71	4.79	5.68	4.46	4.71	4.79	5.68	ns	
LVTTL, Slow, 4 mA	1.51	1.52	1.65	2.02	3.30	3.55	3.63	4.29	3.30	3.55	3.63	4.29	ns	
LVTTL, Slow, 6 mA	1.51	1.52	1.65	2.02	2.91	3.16	3.24	3.82	2.91	3.16	3.24	3.82	ns	
LVTTL, Slow, 8 mA	1.51	1.52	1.65	2.02	2.76	3.01	3.09	3.64	2.76	3.01	3.09	3.64	ns	
LVTTL, Slow, 12 mA	1.51	1.52	1.65	2.02	2.67	2.92	3.00	3.53	2.67	2.92	3.00	3.53	ns	
LVTTL, Slow, 16 mA	1.51	1.52	1.65	2.02	2.54	2.79	2.87	3.38	2.54	2.79	2.87	3.38	ns	
LVTTL, Slow, 24 mA	1.51	1.52	1.65	2.02	2.26	2.51	2.59	3.04	2.26	2.51	2.59	3.04	ns	
LVTTL, Fast, 2 mA	1.51	1.52	1.65	2.02	3.89	4.14	4.22	5.00	3.89	4.14	4.22	5.00	ns	
LVTTL, Fast, 4 mA	1.51	1.52	1.65	2.02	2.70	2.95	3.03	3.57	2.70	2.95	3.03	3.57	ns	
LVTTL, Fast, 6 mA	1.51	1.52	1.65	2.02	2.33	2.58	2.66	3.12	2.33	2.58	2.66	3.12	ns	
LVTTL, Fast, 8 mA	1.51	1.52	1.65	2.02	2.15	2.40	2.48	2.91	2.15	2.40	2.48	2.91	ns	
LVTTL, Fast, 12 mA	1.51	1.52	1.65	2.02	2.02	2.27	2.35	2.75	2.02	2.27	2.35	2.75	ns	
LVTTL, Fast, 16 mA	1.51	1.52	1.65	2.02	1.98	2.23	2.31	2.70	1.98	2.23	2.31	2.70	ns	
LVTTL, Fast, 24 mA	1.51	1.52	1.65	2.02	1.98	2.23	2.31	2.70	1.98	2.23	2.31	2.70	ns	
LVCMOS33, QUIETIO, 2 mA	1.51	1.52	1.65	2.02	5.41	5.66	5.74	6.82	5.41	5.66	5.74	6.82	ns	
LVCMOS33, QUIETIO, 4 mA	1.51	1.52	1.65	2.02	4.13	4.38	4.46	5.28	4.13	4.38	4.46	5.28	ns	
LVCMOS33, QUIETIO, 6 mA	1.51	1.52	1.65	2.02	3.62	3.87	3.95	4.67	3.62	3.87	3.95	4.67	ns	
LVCMOS33, QUIETIO, 8 mA	1.51	1.52	1.65	2.02	3.42	3.67	3.75	4.43	3.42	3.67	3.75	4.43	ns	
LVCMOS33, QUIETIO, 12 mA	1.51	1.52	1.65	2.02	3.03	3.28	3.36	3.96	3.03	3.28	3.36	3.96	ns	
LVCMOS33, QUIETIO, 16 mA	1.51	1.52	1.65	2.02	2.90	3.15	3.23	3.81	2.90	3.15	3.23	3.81	ns	
LVCMOS33, QUIETIO, 24 mA	1.51	1.52	1.65	2.02	2.76	3.01	3.09	3.64	2.76	3.01	3.09	3.64	ns	
LVCMOS33, Slow, 2 mA	1.51	1.52	1.65	2.02	4.46	4.71	4.79	5.68	4.46	4.71	4.79	5.68	ns	
LVCMOS33, Slow, 4 mA	1.51	1.52	1.65	2.02	3.14	3.39	3.47	4.10	3.14	3.39	3.47	4.10	ns	
LVCMOS33, Slow, 6 mA	1.51	1.52	1.65	2.02	2.75	3.00	3.08	3.63	2.75	3.00	3.08	3.63	ns	
LVCMOS33, Slow, 8 mA	1.51	1.52	1.65	2.02	2.76	3.01	3.09	3.64	2.76	3.01	3.09	3.64	ns	
LVCMOS33, Slow, 12 mA	1.51	1.52	1.65	2.02	2.50	2.75	2.83	3.33	2.50	2.75	2.83	3.33	ns	
LVCMOS33, Slow, 16 mA	1.51	1.52	1.65	2.02	2.50	2.75	2.83	3.33	2.50	2.75	2.83	3.33	ns	
LVCMOS33, Slow, 24 mA	1.51	1.52	1.65	2.02	2.25	2.50	2.58	3.03	2.25	2.50	2.58	3.03	ns	
LVCMOS33, Fast, 2 mA	1.51	1.52	1.65	2.02	3.91	4.16	4.24	5.02	3.91	4.16	4.24	5.02	ns	
LVCMOS33, Fast, 4 mA	1.51	1.52	1.65	2.02	2.71	2.96	3.04	3.58	2.71	2.96	3.04	3.58	ns	
LVCMOS33, Fast, 6 mA	1.51	1.52	1.65	2.02	2.33	2.58	2.66	3.12	2.33	2.58	2.66	3.12	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOP1}				T _{IOP0}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVCMOS33, Fast, 8 mA	1.51	1.52	1.65	2.02	2.13	2.38	2.46	2.88	2.13	2.38	2.46	2.88	ns	
LVCMOS33, Fast, 12 mA	1.51	1.52	1.65	2.02	1.90	2.15	2.23	2.61	1.90	2.15	2.23	2.61	ns	
LVCMOS33, Fast, 16 mA	1.51	1.52	1.65	2.02	1.90	2.15	2.23	2.61	1.90	2.15	2.23	2.61	ns	
LVCMOS33, Fast, 24 mA	1.51	1.52	1.65	2.02	1.90	2.15	2.23	2.61	1.90	2.15	2.23	2.61	ns	
LVCMOS25, QUIETIO, 2 mA	1.00	1.01	1.14	1.41	4.88	5.13	5.21	6.18	4.88	5.13	5.21	6.18	ns	
LVCMOS25, QUIETIO, 4 mA	1.00	1.01	1.14	1.41	3.80	4.05	4.13	4.89	3.80	4.05	4.13	4.89	ns	
LVCMOS25, QUIETIO, 6 mA	1.00	1.01	1.14	1.41	3.50	3.75	3.83	4.53	3.50	3.75	3.83	4.53	ns	
LVCMOS25, QUIETIO, 8 mA	1.00	1.01	1.14	1.41	3.26	3.51	3.59	4.24	3.26	3.51	3.59	4.24	ns	
LVCMOS25, QUIETIO, 12 mA	1.00	1.01	1.14	1.41	2.94	3.19	3.27	3.86	2.94	3.19	3.27	3.86	ns	
LVCMOS25, QUIETIO, 16 mA	1.00	1.01	1.14	1.41	2.77	3.02	3.10	3.65	2.77	3.02	3.10	3.65	ns	
LVCMOS25, QUIETIO, 24 mA	1.00	1.01	1.14	1.41	2.62	2.87	2.95	3.47	2.62	2.87	2.95	3.47	ns	
LVCMOS25, Slow, 2 mA	1.00	1.01	1.14	1.41	3.90	4.15	4.23	5.01	3.90	4.15	4.23	5.01	ns	
LVCMOS25, Slow, 4 mA	1.00	1.01	1.14	1.41	2.95	3.20	3.28	3.87	2.95	3.20	3.28	3.87	ns	
LVCMOS25, Slow, 6 mA	1.00	1.01	1.14	1.41	2.87	3.12	3.20	3.77	2.87	3.12	3.20	3.77	ns	
LVCMOS25, Slow, 8 mA	1.00	1.01	1.14	1.41	2.64	2.89	2.97	3.50	2.64	2.89	2.97	3.50	ns	
LVCMOS25, Slow, 12 mA	1.00	1.01	1.14	1.41	2.22	2.47	2.55	2.99	2.22	2.47	2.55	2.99	ns	
LVCMOS25, Slow, 16 mA	1.00	1.01	1.14	1.41	2.22	2.47	2.55	2.99	2.22	2.47	2.55	2.99	ns	
LVCMOS25, Slow, 24 mA	1.00	1.01	1.14	1.41	2.02	2.27	2.35	2.75	2.02	2.27	2.35	2.75	ns	
LVCMOS25, Fast, 2 mA	1.00	1.01	1.14	1.41	3.49	3.74	3.82	4.52	3.49	3.74	3.82	4.52	ns	
LVCMOS25, Fast, 4 mA	1.00	1.01	1.14	1.41	2.48	2.73	2.81	3.30	2.48	2.73	2.81	3.30	ns	
LVCMOS25, Fast, 6 mA	1.00	1.01	1.14	1.41	2.08	2.33	2.41	2.82	2.08	2.33	2.41	2.82	ns	
LVCMOS25, Fast, 8 mA	1.00	1.01	1.14	1.41	2.01	2.26	2.34	2.74	2.01	2.26	2.34	2.74	ns	
LVCMOS25, Fast, 12 mA	1.00	1.01	1.14	1.41	1.83	2.08	2.16	2.52	1.83	2.08	2.16	2.52	ns	
LVCMOS25, Fast, 16 mA	1.00	1.01	1.14	1.41	1.83	2.08	2.16	2.52	1.83	2.08	2.16	2.52	ns	
LVCMOS25, Fast, 24 mA	1.00	1.01	1.14	1.41	1.83	2.08	2.16	2.52	1.83	2.08	2.16	2.52	ns	
LVCMOS18, QUIETIO, 2 mA	1.20	1.21	1.34	1.65	5.79	6.04	6.12	7.28	5.79	6.04	6.12	7.28	ns	
LVCMOS18, QUIETIO, 4 mA	1.20	1.21	1.34	1.65	4.64	4.89	4.97	5.90	4.64	4.89	4.97	5.90	ns	
LVCMOS18, QUIETIO, 6 mA	1.20	1.21	1.34	1.65	4.03	4.28	4.36	5.16	4.03	4.28	4.36	5.16	ns	
LVCMOS18, QUIETIO, 8 mA	1.20	1.21	1.34	1.65	3.76	4.01	4.09	4.84	3.76	4.01	4.09	4.84	ns	
LVCMOS18, QUIETIO, 12 mA	1.20	1.21	1.34	1.65	3.40	3.65	3.73	4.41	3.40	3.65	3.73	4.41	ns	
LVCMOS18, QUIETIO, 16 mA	1.20	1.21	1.34	1.65	3.25	3.50	3.58	4.23	3.25	3.50	3.58	4.23	ns	
LVCMOS18, QUIETIO, 24 mA	1.20	1.21	1.34	1.65	3.11	3.36	3.44	4.06	3.11	3.36	3.44	4.06	ns	
LVCMOS18, Slow, 2 mA	1.20	1.21	1.34	1.65	4.61	4.86	4.94	5.86	4.61	4.86	4.94	5.86	ns	
LVCMOS18, Slow, 4 mA	1.20	1.21	1.34	1.65	3.75	4.00	4.08	4.83	3.75	4.00	4.08	4.83	ns	
LVCMOS18, Slow, 6 mA	1.20	1.21	1.34	1.65	3.14	3.39	3.47	4.10	3.14	3.39	3.47	4.10	ns	
LVCMOS18, Slow, 8 mA	1.20	1.21	1.34	1.65	2.40	2.65	2.73	3.21	2.40	2.65	2.73	3.21	ns	
LVCMOS18, Slow, 12 mA	1.20	1.21	1.34	1.65	2.15	2.40	2.48	2.91	2.15	2.40	2.48	2.91	ns	
LVCMOS18, Slow, 16 mA	1.20	1.21	1.34	1.65	2.15	2.40	2.48	2.91	2.15	2.40	2.48	2.91	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOP1}				T _{IOP2}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVCMOS18, Slow, 24 mA	1.20	1.21	1.34	1.65	2.10	2.35	2.43	2.85	2.10	2.35	2.43	2.85	ns	
LVCMOS18, Fast, 2 mA	1.20	1.21	1.34	1.65	3.69	3.94	4.02	4.76	3.69	3.94	4.02	4.76	ns	
LVCMOS18, Fast, 4 mA	1.20	1.21	1.34	1.65	2.60	2.85	2.93	3.45	2.60	2.85	2.93	3.45	ns	
LVCMOS18, Fast, 6 mA	1.20	1.21	1.34	1.65	1.99	2.24	2.32	2.72	1.99	2.24	2.32	2.72	ns	
LVCMOS18, Fast, 8 mA	1.20	1.21	1.34	1.65	1.95	2.20	2.28	2.67	1.95	2.20	2.28	2.67	ns	
LVCMOS18, Fast, 12 mA	1.20	1.21	1.34	1.65	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS18, Fast, 16 mA	1.20	1.21	1.34	1.65	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS18, Fast, 24 mA	1.20	1.21	1.34	1.65	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS18_JEDEC, QUIETIO, 2 mA	1.08	1.09	1.22	1.51	5.75	6.00	6.08	7.23	5.75	6.00	6.08	7.23	ns	
LVCMOS18_JEDEC, QUIETIO, 4 mA	1.08	1.09	1.22	1.51	4.64	4.89	4.97	5.90	4.64	4.89	4.97	5.90	ns	
LVCMOS18_JEDEC, QUIETIO, 6 mA	1.08	1.09	1.22	1.51	4.02	4.27	4.35	5.15	4.02	4.27	4.35	5.15	ns	
LVCMOS18_JEDEC, QUIETIO, 8 mA	1.08	1.09	1.22	1.51	3.75	4.00	4.08	4.83	3.75	4.00	4.08	4.83	ns	
LVCMOS18_JEDEC, QUIETIO, 12 mA	1.08	1.09	1.22	1.51	3.40	3.65	3.73	4.41	3.40	3.65	3.73	4.41	ns	
LVCMOS18_JEDEC, QUIETIO, 16 mA	1.08	1.09	1.22	1.51	3.25	3.50	3.58	4.23	3.25	3.50	3.58	4.23	ns	
LVCMOS18_JEDEC, QUIETIO, 24 mA	1.08	1.09	1.22	1.51	3.11	3.36	3.44	4.06	3.11	3.36	3.44	4.06	ns	
LVCMOS18_JEDEC, Slow, 2 mA	1.08	1.09	1.22	1.51	4.60	4.85	4.93	5.85	4.60	4.85	4.93	5.85	ns	
LVCMOS18_JEDEC, Slow, 4 mA	1.08	1.09	1.22	1.51	3.73	3.98	4.06	4.80	3.73	3.98	4.06	4.80	ns	
LVCMOS18_JEDEC, Slow, 6 mA	1.08	1.09	1.22	1.51	3.14	3.39	3.47	4.10	3.14	3.39	3.47	4.10	ns	
LVCMOS18_JEDEC, Slow, 8 mA	1.08	1.09	1.22	1.51	2.40	2.65	2.73	3.21	2.40	2.65	2.73	3.21	ns	
LVCMOS18_JEDEC, Slow, 12 mA	1.08	1.09	1.22	1.51	2.15	2.40	2.48	2.91	2.15	2.40	2.48	2.91	ns	
LVCMOS18_JEDEC, Slow, 16 mA	1.08	1.09	1.22	1.51	2.15	2.40	2.48	2.91	2.15	2.40	2.48	2.91	ns	
LVCMOS18_JEDEC, Slow, 24 mA	1.08	1.09	1.22	1.51	2.10	2.35	2.43	2.85	2.10	2.35	2.43	2.85	ns	
LVCMOS18_JEDEC, Fast, 2 mA	1.08	1.09	1.22	1.51	3.68	3.93	4.01	4.74	3.68	3.93	4.01	4.74	ns	
LVCMOS18_JEDEC, Fast, 4 mA	1.08	1.09	1.22	1.51	2.59	2.84	2.92	3.44	2.59	2.84	2.92	3.44	ns	
LVCMOS18_JEDEC, Fast, 6 mA	1.08	1.09	1.22	1.51	1.98	2.23	2.31	2.70	1.98	2.23	2.31	2.70	ns	
LVCMOS18_JEDEC, Fast, 8 mA	1.08	1.09	1.22	1.51	1.94	2.19	2.27	2.66	1.94	2.19	2.27	2.66	ns	
LVCMOS18_JEDEC, Fast, 12 mA	1.08	1.09	1.22	1.51	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS18_JEDEC, Fast, 16 mA	1.08	1.09	1.22	1.51	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS18_JEDEC, Fast, 24 mA	1.08	1.09	1.22	1.51	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS15, QUIETIO, 2 mA	1.05	1.06	1.19	1.47	5.35	5.60	5.68	6.75	5.35	5.60	5.68	6.75	ns	
LVCMOS15, QUIETIO, 4 mA	1.05	1.06	1.19	1.47	4.54	4.79	4.87	5.78	4.54	4.79	4.87	5.78	ns	
LVCMOS15, QUIETIO, 6 mA	1.05	1.06	1.19	1.47	4.05	4.30	4.38	5.19	4.05	4.30	4.38	5.19	ns	
LVCMOS15, QUIETIO, 8 mA	1.05	1.06	1.19	1.47	3.89	4.14	4.22	5.00	3.89	4.14	4.22	5.00	ns	
LVCMOS15, QUIETIO, 12 mA	1.05	1.06	1.19	1.47	3.62	3.87	3.95	4.67	3.62	3.87	3.95	4.67	ns	
LVCMOS15, QUIETIO, 16 mA	1.05	1.06	1.19	1.47	3.42	3.67	3.75	4.43	3.42	3.67	3.75	4.43	ns	
LVCMOS15, Slow, 2 mA	1.05	1.06	1.19	1.47	4.21	4.46	4.54	5.38	4.21	4.46	4.54	5.38	ns	
LVCMOS15, Slow, 4 mA	1.05	1.06	1.19	1.47	3.51	3.76	3.84	4.54	3.51	3.76	3.84	4.54	ns	
LVCMOS15, Slow, 6 mA	1.05	1.06	1.19	1.47	2.44	2.69	2.77	3.26	2.44	2.69	2.77	3.26	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOP}				T _{IOP}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVCMOS15, Slow, 8 mA	1.05	1.06	1.19	1.47	2.46	2.71	2.79	3.28	2.46	2.71	2.79	3.28	ns	
LVCMOS15, Slow, 12 mA	1.05	1.06	1.19	1.47	2.21	2.46	2.54	2.98	2.21	2.46	2.54	2.98	ns	
LVCMOS15, Slow, 16 mA	1.05	1.06	1.19	1.47	2.20	2.45	2.53	2.97	2.20	2.45	2.53	2.97	ns	
LVCMOS15, Fast, 2 mA	1.05	1.06	1.19	1.47	3.40	3.65	3.73	4.41	3.40	3.65	3.73	4.41	ns	
LVCMOS15, Fast, 4 mA	1.05	1.06	1.19	1.47	2.46	2.71	2.79	3.28	2.46	2.71	2.79	3.28	ns	
LVCMOS15, Fast, 6 mA	1.05	1.06	1.19	1.47	1.89	2.14	2.22	2.60	1.89	2.14	2.22	2.60	ns	
LVCMOS15, Fast, 8 mA	1.05	1.06	1.19	1.47	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS15, Fast, 12 mA	1.05	1.06	1.19	1.47	1.80	2.05	2.13	2.49	1.80	2.05	2.13	2.49	ns	
LVCMOS15, Fast, 16 mA	1.05	1.06	1.19	1.47	1.78	2.03	2.11	2.46	1.78	2.03	2.11	2.46	ns	
LVCMOS15_JEDEC, QUIETIO, 2 mA	1.18	1.19	1.32	1.63	5.34	5.59	5.67	6.74	5.34	5.59	5.67	6.74	ns	
LVCMOS15_JEDEC, QUIETIO, 4 mA	1.18	1.19	1.32	1.63	4.53	4.78	4.86	5.76	4.53	4.78	4.86	5.76	ns	
LVCMOS15_JEDEC, QUIETIO, 6 mA	1.18	1.19	1.32	1.63	4.05	4.30	4.38	5.19	4.05	4.30	4.38	5.19	ns	
LVCMOS15_JEDEC, QUIETIO, 8 mA	1.18	1.19	1.32	1.63	3.91	4.16	4.24	5.02	3.91	4.16	4.24	5.02	ns	
LVCMOS15_JEDEC, QUIETIO, 12 mA	1.18	1.19	1.32	1.63	3.62	3.87	3.95	4.67	3.62	3.87	3.95	4.67	ns	
LVCMOS15_JEDEC, QUIETIO, 16 mA	1.18	1.19	1.32	1.63	3.42	3.67	3.75	4.43	3.42	3.67	3.75	4.43	ns	
LVCMOS15_JEDEC, Slow, 2 mA	1.18	1.19	1.32	1.63	4.22	4.47	4.55	5.39	4.22	4.47	4.55	5.39	ns	
LVCMOS15_JEDEC, Slow, 4 mA	1.18	1.19	1.32	1.63	3.51	3.76	3.84	4.54	3.51	3.76	3.84	4.54	ns	
LVCMOS15_JEDEC, Slow, 6 mA	1.18	1.19	1.32	1.63	2.45	2.70	2.78	3.27	2.45	2.70	2.78	3.27	ns	
LVCMOS15_JEDEC, Slow, 8 mA	1.18	1.19	1.32	1.63	2.46	2.71	2.79	3.28	2.46	2.71	2.79	3.28	ns	
LVCMOS15_JEDEC, Slow, 12 mA	1.18	1.19	1.32	1.63	2.20	2.45	2.53	2.97	2.20	2.45	2.53	2.97	ns	
LVCMOS15_JEDEC, Slow, 16 mA	1.18	1.19	1.32	1.63	2.20	2.45	2.53	2.97	2.20	2.45	2.53	2.97	ns	
LVCMOS15_JEDEC, Fast, 2 mA	1.18	1.19	1.32	1.63	3.40	3.65	3.73	4.41	3.40	3.65	3.73	4.41	ns	
LVCMOS15_JEDEC, Fast, 4 mA	1.18	1.19	1.32	1.63	2.47	2.72	2.80	3.29	2.47	2.72	2.80	3.29	ns	
LVCMOS15_JEDEC, Fast, 6 mA	1.18	1.19	1.32	1.63	1.88	2.13	2.21	2.58	1.88	2.13	2.21	2.58	ns	
LVCMOS15_JEDEC, Fast, 8 mA	1.18	1.19	1.32	1.63	1.87	2.12	2.20	2.57	1.87	2.12	2.20	2.57	ns	
LVCMOS15_JEDEC, Fast, 12 mA	1.18	1.19	1.32	1.63	1.81	2.06	2.14	2.50	1.81	2.06	2.14	2.50	ns	
LVCMOS15_JEDEC, Fast, 16 mA	1.18	1.19	1.32	1.63	1.78	2.03	2.11	2.46	1.78	2.03	2.11	2.46	ns	
LVCMOS12, QUIETIO, 2 mA	0.92	0.93	1.06	1.32	6.12	6.37	6.45	7.67	6.12	6.37	6.45	7.67	ns	
LVCMOS12, QUIETIO, 4 mA	0.92	0.93	1.06	1.32	4.88	5.13	5.21	6.18	4.88	5.13	5.21	6.18	ns	
LVCMOS12, QUIETIO, 6 mA	0.92	0.93	1.06	1.32	4.57	4.82	4.90	5.81	4.57	4.82	4.90	5.81	ns	
LVCMOS12, QUIETIO, 8 mA	0.92	0.93	1.06	1.32	4.27	4.52	4.60	5.45	4.27	4.52	4.60	5.45	ns	
LVCMOS12, QUIETIO, 12 mA	0.92	0.93	1.06	1.32	4.03	4.28	4.36	5.16	4.03	4.28	4.36	5.16	ns	
LVCMOS12, Slow, 2 mA	0.92	0.93	1.06	1.32	4.91	5.16	5.24	6.22	4.91	5.16	5.24	6.22	ns	
LVCMOS12, Slow, 4 mA	0.92	0.93	1.06	1.32	3.00	3.25	3.33	3.93	3.00	3.25	3.33	3.93	ns	
LVCMOS12, Slow, 6 mA	0.92	0.93	1.06	1.32	2.90	3.15	3.23	3.81	2.90	3.15	3.23	3.81	ns	
LVCMOS12, Slow, 8 mA	0.92	0.93	1.06	1.32	2.51	2.76	2.84	3.34	2.51	2.76	2.84	3.34	ns	
LVCMOS12, Slow, 12 mA	0.92	0.93	1.06	1.32	2.30	2.55	2.63	3.09	2.30	2.55	2.63	3.09	ns	

Table 25: IOB Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}				T _{LOOP}				T _{IOTP}				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-4	-3	-2	-1L	-4	-3	-2	-1L	-4	-3	-2	-1L		
LVCMOS12, Fast, 2 mA	0.92	0.93	1.06	1.32	3.57	3.82	3.90	4.61	3.57	3.82	3.90	4.61	ns	
LVCMOS12, Fast, 4 mA	0.92	0.93	1.06	1.32	2.54	2.79	2.87	3.38	2.54	2.79	2.87	3.38	ns	
LVCMOS12, Fast, 6 mA	0.92	0.93	1.06	1.32	1.98	2.23	2.31	2.70	1.98	2.23	2.31	2.70	ns	
LVCMOS12, Fast, 8 mA	0.92	0.93	1.06	1.32	1.89	2.14	2.22	2.60	1.89	2.14	2.22	2.60	ns	
LVCMOS12, Fast, 12 mA	0.92	0.93	1.06	1.32	1.81	2.06	2.14	2.50	1.81	2.06	2.14	2.50	ns	
LVCMOS12_JEDEC, QUIETIO, 2 mA	1.49	1.50	1.63	2.00	6.12	6.37	6.45	7.67	6.12	6.37	6.45	7.67	ns	
LVCMOS12_JEDEC, QUIETIO, 4 mA	1.49	1.50	1.63	2.00	4.88	5.13	5.21	6.18	4.88	5.13	5.21	6.18	ns	
LVCMOS12_JEDEC, QUIETIO, 6 mA	1.49	1.50	1.63	2.00	4.56	4.81	4.89	5.80	4.56	4.81	4.89	5.80	ns	
LVCMOS12_JEDEC, QUIETIO, 8 mA	1.49	1.50	1.63	2.00	4.25	4.50	4.58	5.43	4.25	4.50	4.58	5.43	ns	
LVCMOS12_JEDEC, QUIETIO, 12 mA	1.49	1.50	1.63	2.00	4.03	4.28	4.36	5.16	4.03	4.28	4.36	5.16	ns	
LVCMOS12_JEDEC, Slow, 2 mA	1.49	1.50	1.63	2.00	4.92	5.17	5.25	6.23	4.92	5.17	5.25	6.23	ns	
LVCMOS12_JEDEC, Slow, 4 mA	1.49	1.50	1.63	2.00	3.00	3.25	3.33	3.93	3.00	3.25	3.33	3.93	ns	
LVCMOS12_JEDEC, Slow, 6 mA	1.49	1.50	1.63	2.00	2.90	3.15	3.23	3.81	2.90	3.15	3.23	3.81	ns	
LVCMOS12_JEDEC, Slow, 8 mA	1.49	1.50	1.63	2.00	2.51	2.76	2.84	3.34	2.51	2.76	2.84	3.34	ns	
LVCMOS12_JEDEC, Slow, 12 mA	1.49	1.50	1.63	2.00	2.30	2.55	2.63	3.09	2.30	2.55	2.63	3.09	ns	
LVCMOS12_JEDEC, Fast, 2 mA	1.49	1.50	1.63	2.00	3.58	3.83	3.91	4.62	3.58	3.83	3.91	4.62	ns	
LVCMOS12_JEDEC, Fast, 4 mA	1.49	1.50	1.63	2.00	2.54	2.79	2.87	3.38	2.54	2.79	2.87	3.38	ns	
LVCMOS12_JEDEC, Fast, 6 mA	1.49	1.50	1.63	2.00	1.98	2.23	2.31	2.70	1.98	2.23	2.31	2.70	ns	
LVCMOS12_JEDEC, Fast, 8 mA	1.49	1.50	1.63	2.00	1.89	2.14	2.22	2.60	1.89	2.14	2.22	2.60	ns	
LVCMOS12_JEDEC, Fast, 12 mA	1.49	1.50	1.63	2.00	1.81	2.06	2.14	2.50	1.81	2.06	2.14	2.50	ns	

Table 26: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
T _{IOTPHZ}	T input to Pad high-impedance	1.39	1.59	1.59	1.91	ns

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 27 shows the test setup parameters used for measuring input delay.

Table 27: Input Delay Measurement Methodology


Description	I/O Standard Attribute	$V_L^{(1)}$	$V_H^{(1)}$	V_{MEAS} (3,4)	V_{REF} (2,4)
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL	0	3.0	1.4	—
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	0	3.3	1.65	—
LVCMOS, 2.5V	LVCMOS25	0	2.5	1.25	—
LVCMOS, 1.8V	LVCMOS18	0	1.8	0.9	—
LVCMOS, 1.5V	LVCMOS15	0	1.5	0.75	—
LVCMOS, 1.2V	LVCMOS12	0	1.2	0.6	—
PCI (Peripheral Component Interface), 33 MHz, 3.3V	PCI33_3	Per PCI Specification			—
HSTL (High-Speed Transceiver Logic), Class I & II	HSTL_I, HSTL_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.75
HSTL, Class III	HSTL_III	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.90
HSTL, Class I & II, 1.8V	HSTL_I_18, HSTL_II_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.90
HSTL, Class III 1.8V	HSTL_III_18	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	1.08
SSTL (Stub Terminated Transceiver Logic), Class I & II, 3.3V	SSTL3_I, SSTL3_II	$V_{REF} - 0.75$	$V_{REF} + 0.75$	V_{REF}	1.5
SSTL, Class I & II, 2.5V	SSTL2_I, SSTL2_II	$V_{REF} - 0.75$	$V_{REF} + 0.75$	V_{REF}	1.25
SSTL, Class I & II, 1.8V	SSTL18_I, SSTL18_II	$V_{REF} - 0.5$	$V_{REF} + 0.5$	V_{REF}	0.90
SSTL, Class II, 1.5V	SSTL15_II	$V_{REF} - 0.2$	$V_{REF} + 0.2$	V_{REF}	0.75
LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V	LVDS_25, LVDS_33	1.25 – 0.125	1.25 + 0.125	0 ⁽⁵⁾	
LVPECL (Low-Voltage Positive Emitter-Coupled Logic), 2.5V & 3.3V	LVPECL_25, LVPECL_33	1.2 – 0.3	1.2 – 0.3	0 ⁽⁵⁾	
BLVDS (Bus LVDS), 2.5V	BLVDS_25	1.3 – 0.125	1.3 + 0.125	0 ⁽⁵⁾	
Mini-LVDS, 2.5V & 3.3V	MINI_LVDS_25, MINI_LVDS_33	1.2 – 0.125	1.2 + 0.125	0 ⁽⁵⁾	
RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V	RSDS_25, RSDS_33	1.2 – 0.1	1.2 + 0.1	0 ⁽⁵⁾	
TMDS (Transition Minimized Differential Signaling), 3.3V	TMDS_33	3.0 – 0.1	3.0 + 0.1	0 ⁽⁵⁾	
PPDS (Point-to-Point Differential Signaling), 2.5V & 3.3V	PPDS_25, PPDS_33	1.25 – 0.1	1.25 + 0.1	0 ⁽⁵⁾	

Notes:


1. Input waveform switches between V_L and V_H .
2. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in [Figure 4](#).
5. The value given is the differential input voltage.

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 4](#) and [Figure 5](#).



[Figure 4: Single-Ended Test Setup](#)



[Figure 5: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 28](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 28: Output Delay Measurement Methodology](#)

Description	I/O Standard Attribute	R_{REF} (Ω)	$C_{REF}^{(1)}$ (pF)	V_{MEAS} (V)	V_{REF} (V)
LVTTL (Low-Voltage Transistor-Transistor Logic)	LVTTL (all)	1M	0	1.4	0
LVCMOS (Low-Voltage CMOS), 3.3V	LVCMOS33	1M	0	1.65	0
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS, 1.2V	LVCMOS12	1M	0	0.75	0
PCI (Peripheral Component Interface), 33 MHz, 3.3V	PCI33_3 (rising edge)	25	10 ⁽²⁾	0.94	0
	PCI33_3 (falling edge)	25	10 ⁽²⁾	2.03	3.3
HSTL (High-Speed Transceiver Logic), Class I	HSTL_I	50	0	V_{REF}	0.75
HSTL, Class II	HSTL_II	25	0	V_{REF}	0.75
HSTL, Class III	HSTL_III	50	0	0.9	1.5
HSTL, Class I, 1.8V	HSTL_I_18	50	0	V_{REF}	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	V_{REF}	0.9
HSTL, Class III, 1.8V	HSTL_III_18	50	0	1.1	1.8
SSTL (Stub Series Terminated Logic), Class I, 1.8V	SSTL18_I	50	0	V_{REF}	0.9
SSTL, Class II, 1.8V	SSTL18_II	25	0	V_{REF}	0.9
SSTL, Class I, 2.5V	SSTL2_I	50	0	V_{REF}	1.25

Table 28: Output Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL, Class II, 2.5V	SSTL2_II	25	0	V _{REF}	1.25
SSTL, Class II, 1.5V	SSTL15_II	25	0	V _{REF}	0.75
LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V	LVDS_25, LVDS_33	100	0	0 ⁽³⁾	1.2
BLVDS (Bus LVDS), 2.5V	BLVDS_25	100	0	0 ⁽³⁾	0
Mini-LVDS, 2.5V & 3.3V	MINI_LVDS_25, MINI_LVDS_33	100	0	0 ⁽³⁾	
RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V	RSDS_25, RSDS_33	100	0	0 ⁽³⁾	
TMDS (Transition Minimized Differential Signaling), 3.3V	TMDS_33	100	0	0 ⁽³⁾	
PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V	PPDS_25, PPDS_33	100	0	0 ⁽³⁾	

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. The value given is the differential input voltage.

Input/Output Logic Switching Characteristics

Table 29: ILOGIC2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Setup/Hold						
T _{ICE0CK/TICKCE0}	CE0 pin Setup/Hold with respect to CLK	0.65 -0.59	0.66 -0.33	1.09 -0.33	1.28 -0.55	ns
T _{ISRCK/TICKSR}	SR pin Setup/Hold with respect to CLK	0.80 -0.53	0.81 -0.38	1.15 -0.38	1.35 -0.49	ns
T _{IDOCK/TILOCKD}	D pin Setup/Hold with respect to CLK without Delay	1.18 -0.83	1.19 -0.65	1.61 -0.58	1.97 -1.09	ns
T _{IDOCKD/TILOCKDD}	DDLY pin Setup/Hold with respect to CLK (using IODELAY2)	0.28 -0.11	0.29 -0.04	0.56 -0.03	0.64 -0.16	ns
Combinatorial						
T _{IDI}	D pin to O pin propagation delay, no Delay	1.25	1.25	1.64	1.97	ns
T _{IDID}	DDLY pin to O pin propagation delay (using IODELAY2)	0.34	0.34	0.53	0.64	ns
Sequential Delays						
T _{IDLO}	D pin to Q1 pin using flip-flop as a latch without Delay	1.96	1.96	2.68	3.22	ns
T _{IDLOD}	DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY2)	1.06	1.06	1.58	1.89	ns
T _{ICKQ}	CLK to Q outputs	0.98	0.99	1.38	1.66	ns
T _{RQ}	SR pin to OQ/TQ out	1.81	1.81	2.54	3.05	ns
T _{GSRQ}	Global Set/Reset to Q outputs					ns
Set/Reset						
T _{RPW}	Minimum Pulse Width, SR inputs					ns, Min

Table 30: OLOGIC2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Setup/Hold						
T _{DCK/T_OC_{KD}}	D1/D2 pins Setup/Hold with respect to CLK	0.60 -0.27	0.60 -0.20	0.97 -0.19	1.16 -0.26	ns
T _{OOC_{ECK/T_OCKO_CE}}	OCE pin Setup/Hold with respect to CLK	0.41 -0.28	0.43 -0.28	0.47 -0.22	0.56 -0.22	ns
T _{S_RC_{K/T_OCKSR}}	SR pin Setup/Hold with respect to CLK	0.77 -0.48	0.77 -0.48	0.91 -0.47	1.09 -0.46	ns
T _{T₁C_{K/T_OCKT}}	T1/T2 pins Setup/Hold with respect to CLK	0.61 -0.16	0.61 -0.16	0.72 -0.14	0.86 -0.18	ns
T _{T_{CE}C_{ECK/T_OCKTCE}}	TCE pin Setup/Hold with respect to CLK	0.34 -0.19	0.40 -0.19	0.40 -0.13	0.47 -0.12	ns
Combinatorial						
T _{DOQ}	D1 to OQ out or T1 to TQ out					ns
Sequential Delays						
T _{OCKQ}	CLK to OQ/TQ out	0.55	0.55	0.81	0.97	ns
T _{RQ}	SR pin to OQ/TQ out	1.81	1.81	2.54	3.05	ns
T _{GSRQ}	Global Set/Reset to Q outputs					ns
Set/Reset						
T _{RPW}	Minimum Pulse Width, SR inputs					ns, Min

Input Serializer/Deserializer Switching Characteristics

Table 31: ISERDES2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Setup/Hold for Control Lines						
$T_{ISCKC_BITSLIP}/T_{ISCKC_BITSLIP}$	BITSLIP pin Setup/Hold with respect to CLKDIV	0.16 -0.09	0.20 -0.09	0.31 -0.09	0.34 -0.14	ns
$T_{ISCKC_CE}/T_{ISCKC_CE}$	CE pin Setup/Hold with respect to CLK	0.75 -0.71	0.75 -0.47	1.16 -0.47	1.39 -0.71	ns
Setup/Hold for Data Lines						
T_{ISDCK_D}/T_{ISCKD_D}	D pin Setup/Hold with respect to CLK	0.04 -0.03	0.04 -0.03	0.10 -0.03	0.12 -0.06	ns
$T_{ISDCK_DDLY}/T_{ISCKD_DDLY}$	DDLY pin Setup/Hold with respect to CLK (using IODELAY2)	-0.25 0.30	-0.25 0.42	-0.25 0.56	-0.54 0.67	ns
$T_{ISDCK_D_DDR}/T_{ISCKD_D_DDR}$	D pin Setup/Hold with respect to CLK at DDR mode	-0.03 0.04	-0.03 0.04	-0.03 0.10	-0.05 0.12	ns
$T_{ISDCK_DDLY_DDR}/T_{ISCKD_DDLY_DDR}$	D pin Setup/Hold with respect to CLK at DDR mode (using IODELAY2)	-0.40 0.48	-0.40 0.53	-0.40 0.71	-0.71 0.86	ns
Sequential Delays						
T_{ISCKO_Q}	CLKDIV to out at Q pin	1.30	1.44	2.02	2.22	ns
Propagation Delays						
T_{ISDO_DO}	D input to DO output pin			2.06		ns

Notes:

- Recorded at 0 tap value.

Output Serializer/Deserializer Switching Characteristics

Table 32: OSERDES2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Setup/Hold						
T _{OSDCK_D} /T _{OSCKD_D}	D input Setup/Hold with respect to CLKDIV	-0.03 0.12	-0.03 0.13	-0.03 0.18	-0.02 0.23	ns
T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾	T input Setup/Hold with respect to CLK	-0.05 0.03	-0.05 0.03	-0.05 0.03	-0.05 0.24	ns
T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾	T input Setup/Hold with respect to CLKDIV					ns
T _{OSCCK_OCE} /T _{OSCKC_OCE}	OCE input Setup/Hold with respect to CLK	0.12 -0.08	0.15 -0.08	0.24 -0.08	0.28 -0.17	ns
T _{OSCCK_S}	SR (Reset) input Setup with respect to CLKDIV					ns
T _{OSCCK_TCE} /T _{OSCKC_TCE}	TCE input Setup/Hold with respect to CLK	0.14 -0.08	0.17 -0.08	0.27 -0.08	0.31 -0.16	ns
Sequential Delays						
T _{OSCKO_OQ}	Clock to out from CLK to OQ	0.94	1.11	1.51	1.89	ns
T _{OSCKO_TQ}	Clock to out from CLK to TQ	0.94	1.11	1.51	1.91	ns
Combinatorial						
T _{OSDO_TTQ}	T input to TQ Out					ns
T _{OSCO_OQ}	Asynchronous Reset to OQ			1.89		ns
T _{OSCO_TQ}	Asynchronous Reset to TQ			1.91		ns

Notes:

- T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.

Input/Output Delay Switching Characteristics

Table 33: IODELAY2 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
T _{IODCCK_CAL} / T _{IODCKC_CAL}	CAL pin Setup/Hold with respect to CK	0.28 -0.13	0.33 -0.13	0.48 -0.13	0.57 -0.24	ns
T _{IODCCK_CE} / T _{IODCKC_CE}	CE pin Setup/Hold with respect to CK	0.14 -0.03	0.17 -0.03	0.25 -0.02	0.33 0.01	ns
T _{IODCCK_INC} / T _{IODCKC_INC}	INC pin Setup/Hold with respect to CK	0.10 0.02	0.12 0.03	0.18 0.06	0.23 0.11	ns
T _{IODCCK_RST} / T _{IODCKC_RST}	RST pin Setup/Hold with respect to CK	0.12 -0.02	0.15 -0.02	0.22 -0.01	0.28 0.02	ns
T _{IODDO_T}	TSCONTROL delay to MUXE/MUXF switching and through IODELAY2	Note 1	Note 1	Note 1	Note 1	
T _{IODDO_IDATAIN}	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 1	
T _{IODDO_ODATAIN}	Propagation delay through IODELAY2	Note 1	Note 1	Note 1	Note 1	

Notes:

1. Delay depends on IODELAY2 tap setting. See TRACE report for actual values.

CLB Switching Characteristics (SLICEM Only)

Table 34: CLB Switching Characteristics (SLICEM Only)

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Combinatorial Delays						
T _{ILO}	An – Dn LUT address to A to D outputs	0.31	0.36	0.48	0.54	ns, Max
T _{ILOF}	An – Dn LUT address through F7AMUX/F7BMUX to AMUX/CMUX	0.48	0.56	0.77	0.84	ns, Max
T _{OPAB}	An – Dn LUT address through F7AMUX or F7BMUX and F8MUX to BMUX	0.51	0.60	0.79	0.90	ns, Max
T _{ITO}	An – Dn inputs to A – D Q outputs	0.88	1.03	1.36	1.63	ns, Max
T _{TITO_LOGIC}	An – Dn inputs to A – D Q outputs (Latch as Logic)	0.88	1.03	1.36	1.63	ns, Max
T _{OPCYA}	An input to COUT output	0.51	0.61	0.84	0.98	ns, Max
T _{OPCYB}	Bn input to COUT output	0.48	0.58	0.81	0.95	ns, Max
T _{OPCYC}	Cn input to COUT output	0.38	0.46	0.62	0.71	ns, Max
T _{OPCYD}	Dn input to COUT output	0.38	0.47	0.58	0.71	ns, Max
T _{AFCY}	AX input to COUT output	0.25	0.30	0.41	0.45	ns, Max
T _{BFCY}	BX input to COUT output	0.15	0.19	0.30	0.31	ns, Max
T _{CFCY}	CX input to COUT output	0.09	0.11	0.16	0.15	ns, Max
T _{DXCY}	DX input to COUT output	0.10	0.14	0.14	0.20	ns, Max
T _{BYP}	CIN input to COUT output	0.08	0.08	0.10	0.12	ns, Max
T _{CINA}	CIN input to AMUX output	0.26	0.31	0.41	0.48	ns, Max
T _{CINB}	CIN input to BMUX output	0.33	0.39	0.50	0.59	ns, Max
T _{CINC}	CIN input to CMUX output	0.33	0.38	0.49	0.60	ns, Max
T _{CIND}	CIN input to DMUX output	0.37	0.43	0.56	0.68	ns, Max
Sequential Delays						
T _{CKO}	Clock to AQ – DQ outputs	0.43	0.50	0.63	0.81	ns, Max
Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK						
T _{DICK/T_{CKDI}}	A – D input to CLK on A – D flip-flops	0.48 0.27	0.59 0.34	0.88 0.53	0.95 0.65	ns, Min
T _{CECK/T_{CKCE}}	CE input to CLK on A – D flip-flops	0.31 -0.16	0.37 -0.15	0.59 -0.10	0.59 -0.17	ns, Min
T _{SRCK/T_{CKSR}}	SR input to CLK on A – D flip-flops	0.33 -0.18	0.42 -0.12	0.63 -0.06	0.63 -0.25	ns, Min
T _{CINCK/T_{CKCIN}}	CIN input to CLK on A – D flip-flops	0.40 0.18	0.50 0.24	0.71 0.41	0.82 0.45	ns, Min
Set/Reset						
T _{SRMIN}	SR input minimum pulse width					ns, Min
T _{RQ}	Delay from SR input to AQ – DQ flip-flops	1.81	1.81	2.54	3.05	ns, Max
T _{CEO}	Delay from CE input to AQ – DQ flip-flops	0.75	0.87	1.15	1.36	ns, Max
F _{TOG}	Toggle frequency (for export control)					MHz

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. These items are of interest for Carry Chain applications.

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 35: CLB Distributed RAM Switching Characteristics (SLICEM Only)

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Sequential Delays						
T _{SHCKO}	Clock to A – D outputs	1.37	1.57	2.06	2.56	ns, Max
Setup and Hold Times Before/After Clock CLK						
T _{DS} /T _{DH}	A – D inputs to CLK	0.59 0.17	0.73 0.22	1.04 0.37	1.16 0.28	ns, Min
T _{AS} /T _{AH}	Address An inputs to clock	0.74 0.35	0.90 0.42	1.30 0.67	1.48 0.62	ns, Min
T _{WS} /T _{WH}	WE input to clock	0.31 -0.16	0.37 -0.15	0.59 -0.10	0.59 -0.17	ns, Min
T _{CECK} /T _{CKCE}	CE input to CLK	0.31 -0.16	0.37 -0.15	0.59 -0.10	0.59 -0.17	ns, Min
Clock CLK						
T _{MPW}	Minimum pulse width					ns, Min
T _{MCP}	Minimum clock period					ns, Min

Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.
2. T_{SHCKO} also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 36: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Sequential Delays						
T _{REG}	Clock to A – D outputs	1.56	1.79	2.34	2.89	ns, Max
T _{REG_MUX}	Clock to AMUX – DMUX output					ns, Max
T _{REG_M31}	Clock to DMUX output via M31 output					ns, Max
Setup and Hold Times Before/After Clock CLK						
T _{WS} /T _{WH}	WE input to CLK	0.31 -0.16	0.37 -0.15	0.59 -0.10	0.59 -0.17	ns, Min
T _{CECK} /T _{CKCE}	CE input to CLK	0.31 -0.16	0.37 -0.15	0.59 -0.10	0.59 -0.17	ns, Min
T _{DS} /T _{DH}	A – D inputs to CLK	0.59 0.17	0.73 0.22	1.04 0.37	1.16 0.28	ns, Min
Clock CLK						
T _{MPW}	Minimum pulse width					ns, Min

Notes:

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time.

Block RAM Switching Characteristics

Table 37: Block RAM Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Block RAM Clock to Out Delays						
T _{RCKO_DO}	Clock CLK to DOUT output (without output register) ⁽¹⁾	1.70	1.90	2.80	3.50	ns, Max
T _{RCKO_DO_REG}	Clock CLK to DOUT output (with output register) ⁽²⁾	1.50	1.70	1.60	2.30	ns, Max
Setup and Hold Times Before/After Clock CLK						
T _{RCKC_ADDR/T_{RCKC_ADDR}}	ADDR inputs ⁽³⁾	0.35 0.10	0.40 0.12	0.40 0.15	0.50 0.15	ns, Min
T _{RDCK_DI/T_{RCKD_DI}}	DIN inputs ⁽⁴⁾	0.30 0.10	0.30 0.10	0.30 0.12	0.40 0.15	ns, Min
T _{RCKC_EN/T_{RCKC_EN}}	Block RAM Enable (EN) input	0.19 0.05	0.20 0.06	0.28 0.10	0.26 0.10	ns, Min
T _{RCKC_REGCE/T_{RCKC_REGCE}}	CE input of output register	0.20 0.10	0.20 0.10	0.25 0.12	0.28 0.15	ns, Min
T _{RCKC_WE/T_{RCKC_WE}}	Write Enable (WE) input	0.20 0.10	0.20 0.10	0.32 0.12	0.28 0.15	ns, Min
Maximum Frequency						
F _{MAX}	Block RAM in all modes			260		MHz

Notes:

1. T_{RCKO_DO} includes T_{RCKO_DOA} and T_{RCKO_DOPA} as well as the B port equivalent timing parameters.
2. T_{RCKO_DO_REG} includes T_{RCKO_DOA_REG} and T_{RCKO_DOPA_REG} as well as the B port equivalent timing parameters.
3. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
4. T_{RCKO_DI} includes both A and B inputs as well as the parity inputs of A and B.

DSP48A1 Switching Characteristics

Table 38: DSP48A1 Switching Characteristics

Symbol	Description	Pre-adder	Multiplier	Post-adder	Speed Grade				Units
					-4	-3	-2	-1L	
Setup and Hold Times of Data/Control Pins to the Input Register Clock									
T _{DSPDCK_A_A1REG/T_{DSPCKD_A_A1REG}}	A input to A1 register CLK	N/A	N/A	N/A	0.15 0.09	0.17 0.09	0.23 0.09	0.32 0.09	ns
T _{DSPDCK_D_B1REG/T_{DSPCKD_D_B1REG}}	D input to B1 register CLK	Yes	N/A	N/A	1.23 -0.07	1.77 -0.07	1.99 -0.07	2.82 -0.07	ns
T _{DSPDCK_C_CREG/T_{DSPCKD_C_CREG}}	C input to C register CLK	N/A	N/A	N/A	0.11 0.09	0.13 0.09	0.17 0.09	0.24 0.09	ns
T _{DSPDCK_D_DREG/T_{DSPCKD_D_DREG}}	D input to D register CLK	N/A	N/A	N/A	0.09 0.12	0.10 0.12	0.14 0.12	0.19 0.12	ns
T _{DSPDCK_OPMODE_B1REG/T_{DSPCKD_OPMODE_B1REG}}	OPMODE input to B1 register CLK	Yes	N/A	N/A	1.25 0.01	1.73 0.01	2.01 0.01	2.85 0.01	ns
T _{DSPDCK_OPMODE_OPMODEREG/T_{DSPCKD_OPMODE_OPMODEREG}}	OPMODE input to OPMODE register CLK	N/A	N/A	N/A	0.18 0.12	0.21 0.12	0.28 0.12	0.40 0.12	ns
Setup and Hold Times of Data Pins to the Pipeline Register Clock									
T _{DSPDCK_A_MREG/T_{DSPCKD_A_MREG}}	A input to M register CLK	N/A	Yes	N/A	1.88 -0.40	2.15 -0.40	3.71 -0.40	3.97 -0.40	ns
T _{DSPDCK_B_MREG/T_{DSPCKD_B_MREG}}	B input to M register CLK	Yes	Yes	N/A	3.06 -0.68	3.69 -0.68	5.28 -0.68	7.00 -0.68	ns
		No	Yes	N/A					ns

Table 38: DSP48A1 Switching Characteristics (Cont'd)

Symbol	Description	Pre-adder	Multiplier	Post-adder	Speed Grade				Units
					-4	-3	-2	-1L	
T _{DSPDCK_D_MREG/} T _{DSPCKD_D_MREG}	D input to M register CLK	Yes	Yes	N/A	3.00 -0.56	3.72 -0.56	4.82 -0.56	6.84 -0.56	ns
T _{DSPDCK_OPMODE_MREG/} T _{DSPCKD_OPMODE_MREG}	OPMODE to M register CLK	Yes	Yes	N/A	3.01 -0.48	3.68 -0.48	4.85 -0.48	6.88 -0.48	ns
		No	Yes	N/A	1.88 -0.48	2.03 -0.48	3.02 -0.48	4.28 -0.48	ns
Setup and Hold Times of Data/Control Pins to the Output Register Clock									
T _{DSPDCK_A_PREG/} T _{DSPCKD_A_PREG}	A input to P register CLK	N/A	Yes	Yes	3.43 -0.76	3.64 -0.76	5.38 -0.76	7.52 -0.76	ns
T _{DSPDCK_B_PREG/} T _{DSPCKD_B_PREG}	B input to P register CLK	Yes	Yes	Yes	4.62 -0.59	5.47 -0.59	7.87 -0.59	10.55 -0.59	ns
		No	Yes	Yes	3.56 -0.93	3.82 -0.93	6.16 -0.93	8.12 -0.93	ns
T _{DSPDCK_C_PREG/} T _{DSPCKD_C_PREG}	C input to P register CLK	N/A	N/A	Yes	1.43 -0.23	1.61 -0.23	2.30 -0.23	3.27 -0.23	ns
T _{DSPDCK_D_PREG/} T _{DSPCKD_D_PREG}	D input to P register CLK	Yes	Yes	Yes	4.55 -0.92	5.50 -0.92	7.32 -0.92	10.39 -0.92	ns
T _{DSPDCK_OPMODE_PREG/} T _{DSPCKD_OPMODE_PREG}	OPMODE input to P register CLK	Yes	Yes	Yes	4.56 -0.84	5.46 -0.84	7.35 -0.84	10.43 -0.84	ns
		No	Yes	Yes	1.59 -0.87	1.98 -0.87	2.55 -0.87	3.62 -0.87	ns
		No	No	Yes	1.66 -0.22	1.73 -0.22	2.67 -0.22	3.79 -0.22	ns
Clock to Out from Output Register Clock to Output Pin									
T _{DSPCKO_P_PREG}	CLK (PREG) to P output	N/A	N/A	N/A	0.83	1.02	1.34	1.90	ns
Clock to Out from Pipeline Register Clock to Output Pins									
T _{DSPCKO_P_MREG}	CLK (MREG) to P output	N/A	N/A	Yes	2.55	2.98	4.19	5.83	ns
Clock to Out from Input Register Clock to Output Pins									
T _{DSPCKO_P_A1REG}	CLK (A1REG) to P output	N/A	Yes	Yes	4.23	4.78	6.80	9.65	ns
T _{DSPCKO_P_B1REG}	CLK (B1REG) to P output	N/A	Yes	Yes	4.21	4.68	6.79	9.63	ns
T _{DSPCKO_P_CREG}	CLK (CREG) to P output	N/A	N/A	Yes	2.30	2.70	3.70	5.24	ns
T _{DSPCKO_P_DREG}	CLK (DREG) to P output	Yes	Yes	Yes	5.48	6.62	9.06	12.53	ns
Combinatorial Delays from Input Pins to Output Pins									
T _{DSPDO_A_P}	A input to P output	N/A	No	Yes	2.21	2.53	3.41	4.73	ns
		N/A	Yes	No	3.09	3.54	4.83	6.74	ns
		N/A	Yes	Yes	4.05	4.36	6.38	8.94	ns
T _{DSPDO_B_P}	B input to P output	Yes	No	No	2.43	3.53	3.91	5.55	ns
		Yes	Yes	No	4.27	5.36	6.88	9.76	ns
		Yes	Yes	Yes	5.24	6.18	8.43	11.96	ns
T _{DSPDO_C_P}	C input to P output	N/A	N/A	Yes	2.05	2.33	3.30	4.68	ns
T _{DSPDO_D_P}	D input to P output	Yes	Yes	Yes	5.17	6.21	8.32	11.81	ns
T _{DSPDO_OPMODE_P}	OPMODE input to P output	Yes	Yes	Yes	5.18	6.17	8.35	11.84	ns
		No	Yes	Yes	4.05	4.52	6.52	9.25	ns
		No	No	Yes	2.21	2.69	3.55	5.03	ns

Table 38: DSP48A1 Switching Characteristics (Cont'd)

Symbol	Description	Pre-adder	Multiplier	Post-adder	Speed Grade				Units
					-4	-3	-2	-1L	
Maximum Frequency									
F _{MAX}	All registers used	Yes	Yes	Yes			250		MHz

Notes:

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.

Table 39: Device DNA Interface Port Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
T _{DNASSU}	Setup time on SHIFT before the rising edge of CLK		7			ns, min
T _{DNASH}	Hold time on SHIFT after the rising edge of CLK		1			ns, min
T _{DNADSU}	Setup time on DIN before the rising edge of CLK		7			ns, min
T _{DNADH}	Hold time on DIN after the rising edge of CLK		1			ns, min
T _{DNARSU}	Setup time on READ before the rising edge of CLK		7			ns, min
			1,000			ns, max
T _{DNARH}	Hold time on READ after the rising edge of CLK		1			ns, min
T _{DNADCKO}	Clock-to-output delay on DOUT after rising edge of CLK		6			ns, max
T _{DNACLKF}	CLK frequency		2			MHz, max
T _{DNACLKL}	CLK Low time		25			ns, min
T _{DNACLKH}	CLK High time		25			ns, min

Notes:

1. The minimum READ pulse width is 8 ns, the maximum READ pulse width is 1 μ s.

Table 40: Suspend Mode Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Entering Suspend Mode						
T _{SUSPENDHIGH_AWAKE}	Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter (suspend_filter:No)			7 (typical)		ns
T _{SUSPENDFILTER}	Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled (suspend_filter:Yes)			300 (typical)		ns
T _{SUSPEND_GWE}	Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior			10 (typical)		ns
T _{SUSPEND_GTS}	Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements			<5 (typical)		ns
T _{SUSPEND_DISABLE}	Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled			800 (typical)		ns
Exiting Suspend Mode						
T _{SUSPENDLOW_AWAKE}	Falling edge of the SUSPEND pin to rising edge of the AWAKE pin. Does not include DCM lock time.			7 to 39 (typical)		μs
T _{SUSPEND_ENABLE}	Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled			7 to 39 (typical)		μs
T _{AWAKE_GWE1}	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:1.			67 (typical)		ns
T _{AWAKE_GWE512}	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using sw_clk:InternalClock and sw_gwe_cycle:512.			14 (typical)		μs
T _{AWAKE_GTS1}	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:1.			57 (typical)		ns
T _{AWAKE_GTS512}	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using sw_clk:InternalClock and sw_gts_cycle:512.			14 (typical)		μs
T _{SCP_AWAKE}	Rising edge of SCP pins to rising edge of AWAKE pin			7 to 39 (typical)		μs

Notes:

- All values are specified as typical at nominal conditions.

Configuration Switching Characteristics

Table 41: Configuration Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Power-up Timing Characteristics						
T _{PL}	PROGRAM_B Latency			4		ms, Max
T _{POR}	Power-on-Reset			50		ms, Max
T _{PROGRAM}	PROGRAM_B Pulse Width			500		ns, Min
Slave Serial Mode Programming Switching						
T _{DCCCK/T_{CCKD}}	DIN Setup/Hold, slave mode			6.0/1.0		ns, Min
T _{CCKO}	CCLK to DOUT			12		ns, Max
F _{MSCK}	Slave mode external CCLK					MHz
Slave SelectMAP Mode Programming Switching						
T _{SMDCCCK/T_{SMCCKD}}	SelectMAP Data Setup/Hold			6.0/1.0		ns, Min
T _{SMCSCK/T_{SMCKCS}}	CSI_B Setup/Hold			7.0/0.0		ns, Min
T _{SMCCKW/T_{SMWCCK}}	RDWR_B Setup/Hold			17.0/1.0		ns, Min
T _{SMCKCSO}	CSO_B clock to out			16		ns, Min
T _{SMCO}	CCLK to DATA out in readback			13	N/A	ns, Max
T _{SMCKBY}	CCLK to BUSY out in readback			12	N/A	ns, Max
F _{SMCCK}	Maximum Frequency with respect to nominal CCLK					MHz, Max
F _{RBCCK}	Maximum Readback Frequency with respect to nominal CCLK				N/A	MHz, Max
Boundary-Scan Port Timing Specifications						
T _{TAPTCK}	TMS and TDI Setup time before TCK			10		ns, Min
T _{TCKTAP}	TMS and TDI Hold time after TCK			5.5		ns, Min
T _{TCKTDO}	TCK falling edge to TDO output valid			6.5		ns, Max
T _{TCKH}	TCK clock minimum High time			12		ns
T _{TCKL}	TCK clock minimum Low time			7		ns
F _{TCK}	Maximum configuration TCK clock frequency			25		MHz, Max
F _{TCKB}	Maximum boundary-scan TCK clock frequency			25		MHz, Max
BPI Master Flash Mode Programming Switching						
T _{BPICCO⁽³⁾}	A[25:0], FCS_B, FOE_B, FWE_B, LDC outputs valid after CCLK falling edge			15		ns
T _{BPIIACK}	Master BPI CCLK (output) delay			100		μs, Min
T _{BPIDCC/T_{BPICCD}}	Setup/Hold on D[15:0] data input pins			5.0/1.0		ns, Min
SPI Master Flash Mode Programming Switching						
T _{SPIIDCC/T_{SPIIDCCD}}	DIN, MISO0, MISO1, MISO2, MISO3, Setup/Hold before/after the rising CCLK edge			5.0/1.0		ns
T _{SPIIACK}	Master SPI CCLK (output) delay			7		μs, Min
T _{SPICCM}	MOSI clock to out			13		ns
T _{SPICCFC}	CSO_B clock to out			16		ns

Table 41: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
CCLK Output (Master Modes)						
T _{MCCKL}	Master CCLK clock duty cycle Low		40/60			%, Min/Max
T _{MCCKH}	Master CCLK clock duty cycle High		40/60			%, Min
F _{MCCK}	Maximum Frequency, master mode with respect to nominal CCLK					MHz, Max
F _{MCCKTOL}	Frequency Tolerance, master mode with respect to nominal CCLK		±50			%
CCLK Input (Slave Modes)						
T _{SCCKL}	Slave CCLK clock minimum Low time			5		ns, Min
T _{SCCKH}	Slave CCLK clock minimum High time			5		ns, Min

Notes:

1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in [Spartan-6 FPGA Configuration User Guide](#).
3. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

Clock Buffers and Networks

Table 42: Global Clock Switching Characteristics

Symbol	Description	Devices	Speed Grade				Units
			-4	-3	-2	-1L	
T_{GSI}	S pin Setup to I0/I1 inputs	LX Family	N/A	0.31	0.48		ns
		LXT Family	0.25	0.31	0.48	N/A	ns
T_{GIO}	BUFGMUX delay from I0/I1 to O	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A		0.42		ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A		0.42		ns
		XC6SLX45T			0.42	N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns
Maximum Frequency							
F_{MAX}	Global clock tree (BUFG)	LX Family	N/A	400	375		MHz
		LXT Family	400	400	375	N/A	MHz

Table 43: Input/Output Clock Switching Characteristics (BUFIO2)

Symbol	Description	Devices	Speed Grade				Units
			-4	-3	-2	-1L	
T_{BUFCKO_O}	Clock to out delay from I to O	LX Family	N/A	0.82	1.09	1.80	ns
		LXT Family	0.67	0.82	1.09	N/A	ns
Maximum Frequency							
F_{MAX}	I/O clock tree (BUFIO2)	LX Family	N/A	525	500		MHz
		LXT Family	540	525	500	N/A	MHz

Table 44: Input/Output Clock Switching Characteristics (BUFPLL)

Symbol	Description	Devices	Speed Grade				Units
			-4	-3	-2	-1L	
Maximum Frequency							
F_{MAX}	BUFPLL clock tree (BUFPLL)	LX Family	N/A	1050	950		MHz
		LXT Family	1080	1050	950	N/A	MHz

PLL Switching Characteristics

Table 45: PLL Specification

Symbol	Description	Device ⁽¹⁾	Speed Grade				Units
			-4	-3	-2	-1L	
F_{INMAX}	Maximum Input Clock Frequency from I/O Clock	LX Family	N/A	525	450		MHz
		LXT Family	540	525	450	N/A	MHz
	Maximum Input Clock Frequency from Global Clock	LX Family	N/A	400	375		MHz
		LXT Family		400	375	N/A	MHz
F_{INMIN}	Minimum Input Clock Frequency	LX Family	N/A	19	19		MHz
		LXT Family	19	19	19	N/A	MHz
$F_{INJITTER}$	Maximum Input Clock Period Jitter	All	<20% of clock input period or 1 ns Max				
F_{INDUTY}	Allowable Input Duty Cycle: 19—199 MHz	All	25/75				%
	Allowable Input Duty Cycle: 200—299 MHz	All	35/65				%
	Allowable Input Duty Cycle: > 300 MHz	All	45/55				%
F_{VCOMIN}	Minimum PLL VCO Frequency	LX Family	N/A	400	400	400	MHz
		LXT Family	400	400	400	N/A	MHz
F_{VCOMAX}	Maximum PLL VCO Frequency	LX Family	N/A	1050	1000	1000	MHz
		LXT Family	1080	1050	1000	N/A	MHz
$F_{BANDWIDTH}$	Low PLL Bandwidth at Typical ⁽³⁾	All	1	1	1	1	MHz
	High PLL Bandwidth at Typical ⁽³⁾	All	4	4	4	4	MHz
$T_{STAPHAOFFSET}$	Static Phase Offset of the PLL Outputs	All	0.12	0.12	0.12		ns
$T_{OUTJITTER}$	PLL Output Jitter ⁽³⁾	All	Note 2				
$T_{OUTDUTY}$	PLL Output Clock Duty Cycle Precision ⁽⁴⁾	All	0.15	0.15	0.20		ns
$T_{LOCKMAX}$	PLL Maximum Lock Time	All	100	100	100	100	μs
F_{OUTMAX}	PLL Maximum Output Frequency for BUFGMUX	LX Family	N/A	400	375		MHz
		LXT Family	400	400	375	N/A	MHz
F_{OUTMAX}	PLL Maximum Output Frequency for BUFPLL	LX Family	N/A	1050	950		MHz
		LXT Family	1080	1050	950	N/A	MHz
F_{OUTMIN}	PLL Minimum Output Frequency ⁽⁵⁾	All	3.125	3.125	3.125	3.125	MHz
$T_{EXTFDVAR}$	External Clock Feedback Variation	All	< 20% of clock input period or 1 ns Max				
$RST_{MINPULSE}$	Minimum Reset Pulse Width	All	5	5	5	5	ns
$F_{PFDMAX}^{(5)}$	Maximum Frequency at the Phase Frequency Detector	LX Family	N/A	500	400		MHz
		LXT Family	500	500	400	N/A	MHz
F_{PFDMIN}	Minimum Frequency at the Phase Frequency Detector	LX Family	N/A	19	19		MHz
		LXT Family	19	19	19	N/A	MHz
$T_{FBDELAY}$	Maximum Delay in the Feedback Path	All	3 ns Max or one CLKIN cycle				

Notes:

1. LX devices are not available with a -4 speed grade; LXT devices are not available with a -1L speed grade.
2. Values for this parameter are available in the Clocking Wizard.
3. The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies.
4. Includes global clock buffer.
5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
6. When using $CLK_FEEDBACK = CLKOUT0$ with BUFINO2 feedback, the feedback frequency will be higher than the phase frequency detector frequency. $F_{PFDMAX} = F_{CLKFB} / CLKFBOUT_MULT$

DCM Switching Characteristics

Table 46: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)⁽¹⁾

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Input Frequency Ranges											
CLKIN_FREQ_DLL	Frequency of the CLKIN clock input. Also described as F _{CLKIN} .	5 ⁽²⁾	280 ⁽³⁾	5 ⁽²⁾	280 ⁽³⁾	5 ⁽²⁾	250 ⁽³⁾	5 ⁽²⁾	175 ⁽³⁾	MHz	
Input Pulse Requirements											
CLKIN_PULSE	CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL < 150 MHz	40	60	40	60	40	60	40	60	%	
	CLKIN pulse width as a percentage of the CLKIN period for CLKIN_FREQ_DLL > 150 MHz	45	55	45	55	45	55	45	55	%	
Input Clock Jitter Tolerance and Delay Path Variation⁽⁴⁾											
CLKIN_CYC_JITT_DLL_LF	Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL < 150 MHz	—	±300	—	±300	—	±300	—	±300	ps	
CLKIN_CYC_JITT_DLL_HF	Cycle-to-cycle jitter at the CLKIN input for CLKIN_FREQ_DLL > 150 MHz.	—	±150	—	±150	—	±150	—	±150	ps	
CLKIN_PER_JITT_DLL	Period jitter at the CLKIN input.	—	±1	—	±1	—	±1	—	±1	ns	
CLKFB_DELAY_VAR_EXT	Allowable variation of the off-chip feedback delay from the DCM output to the CLKFB input.	—	±1	—	±1	—	±1	—	±1	ns	

Notes:

1. DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2. When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 48.
3. The CLKIN_DIVIDE_BY_2 attribute can be used to increase the effective input frequency range up to the F_{MAX} for the global clock BUFG, see Table 42. When set to TRUE, the CLKIN_DIVIDE_BY_2 attribute divides the incoming clock frequency by two as it enters the DCM.
4. CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must then reset the DCM.
5. When using both DCMs in a CMT, both DCMs must be LOCKED.

Table 47: Switching Characteristics for the Delay-Locked Loop (DLL)⁽¹⁾

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Frequency Ranges											
CLKOUT_FREQ_CLK0	Frequency for the CLK0 and CLK180 outputs.	5	280	5	280	5	250			MHz	
CLKOUT_FREQ_CLK90	Frequency for the CLK90 and CLK270 outputs.	5	200	5	200	5	200			MHz	
CLKOUT_FREQ_2X	Frequency for the CLK2X and CLK2X180 outputs.	10	375	10	375	10	334			MHz	
CLKOUT_FREQ_DV	Frequency for the CLKDV output.	0.3125	186	0.3125	186	0.3125	166			MHz	

Table 47: Switching Characteristics for the Delay-Locked Loop (DLL) ⁽¹⁾ (Cont'd)

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Clock Jitter^(2,3,4)											
CLKOUT_PER_JITT_0	Period jitter at the CLK0 output.	–	±100	–	±100	–	±100	–		ps	
CLKOUT_PER_JITT_90	Period jitter at the CLK90 output.	–	±150	–	±150	–	±150	–		ps	
CLKOUT_PER_JITT_180	Period jitter at the CLK180 output.	–	±150	–	±150	–	±150	–		ps	
CLKOUT_PER_JITT_270	Period jitter at the CLK270 output.	–	±150	–	±150	–	±150	–		ps	
CLKOUT_PER_JITT_2X	Period jitter at the CLK2X and CLK2X180 outputs.	Maximum = ±[0.5% of CLKIN period + 100]								ps	
CLKOUT_PER_JITT_DV1	Period jitter at the CLKDV output when performing integer division.	–	±150	–	±150	–	±150	–	±150	ps	
CLKOUT_PER_JITT_DV2	Period jitter at the CLKDV output when performing non-integer division.	Maximum = ±[0.5% of CLKIN period + 100]								ps	
Duty Cycle⁽⁴⁾											
CLKOUT_DUTY_CYCLE_DLL	Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion.	Typical = ±[1% of CLKIN period + 350]								ps	
Phase Alignment⁽⁴⁾											
CLKIN_CLKFB_PHASE	Phase offset between the CLKIN and CLKFB inputs.	–	±150	–	±150	–	±150	–	±150	ps	
CLKOUT_PHASE_DLL	Phase offset between DLL outputs for CLK0 to CLK2X (not CLK2X180).	Maximum = ±[1% of CLKIN period + 100]								ps	
	Phase offset between DLL outputs for all others.									ps	
LOCK_DLL ⁽³⁾	When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. 5 MHz < CLKIN_FREQ_DLL < 50 MHz.	–	5	–	5	–	5	–	5	ms	
	When using the DLL alone: The time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase. CLKIN_FREQ_DLL > 50 MHz.	–	0.60	–	0.60	–	0.60	–	0.60	ms	

Table 47: Switching Characteristics for the Delay-Locked Loop (DLL) ⁽¹⁾ (Cont'd)

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Delay Lines											
DCM_DELAY_STEP ⁽⁵⁾	Finest delay resolution, averaged over all steps.	10	40	10	40	10	40	10	40	ps	

Notes:

- The values in this table are based on the operating conditions described in [Table 2](#) and [Table 46](#).
- Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- For optimal jitter tolerance and faster LOCK time, use the CLKIN_PERIOD attribute.
- Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, this data sheet specifies a maximum jitter of $\pm(1\% \text{ of CLKIN period} + 150 \text{ ps})$. Assuming that the CLKIN frequency is 100 MHz, the equivalent CLKIN period is 10 ns. Since 1% of 10 ns is 0.1 ns or 100 ps, the maximum jitter is $\pm(100 \text{ ps} + 150 \text{ ps}) = \pm250 \text{ ps}$.
- A typical delay step size is 23 ps.

Table 48: Recommended Operating Conditions for the Digital Frequency Synthesizer (DFS) ⁽¹⁾

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Input Frequency Ranges⁽²⁾											
CLKIN_FREQ_FX	Frequency for the CLKIN input. Also described as F _{CLKIN} .	0.5	375	0.5	375	0.5	333			MHz	
Input Clock Jitter Tolerance⁽³⁾											
CLKIN_CYC_JITT_FX_LF	Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: F _{CLKFX} < 150 MHz.	–	± 300	–	± 300	–	± 300	–	± 300	ps	
CLKIN_CYC_JITT_FX_HF	Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output frequency: F _{CLKFX} > 150 MHz.	–	± 150	–	± 150	–	± 150	–	± 150	ps	
CLKIN_PER_JITT_FX	Period jitter at the CLKIN input.	–	± 1	–	± 1	–	± 1	–	± 1	ns	

Notes:

- DFS specifications apply when using either of the DFS outputs (CLKFX or CLKFX180).
- When using both DFS and DLL outputs on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in [Table 46](#).
- CLKIN input jitter beyond these limits can cause the DCM to lose LOCK.

Table 49: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP ⁽¹⁾

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Frequency Ranges											
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 outputs	5	375	5	375	5	333			MHz	
Output Clock Jitter^(2,3)											
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz	Use the Clocking Wizard								ps	
	Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz	Typical = $\pm(1\% \text{ of CLKFX period} + 100)$								ps	

Table 49: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP⁽¹⁾ (Cont'd)

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Duty Cycle^(4,5)											
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion	Maximum = ±(1% of CLKFX period+ 350)								ps	
Phase Alignment⁽⁵⁾											
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used	–	±200	–	±200	–	±200	–	±200	ps	
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used	Maximum = ±(1% of CLKFX period+ 200)								ps	
LOCKED Time											
LOCK_FX ⁽²⁾	When 5 MHz < FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	–	5	–	5	–	5	–	5	ms	
	When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time.	–	0.45	–	0.45	–	0.45	–	0.45	ms	

Notes:

- The values in this table are based on the operating conditions described in Table 2 and Table 48.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.
- Output jitter is characterized using a reasonable noise environment (40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

Table 50: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)⁽¹⁾

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Frequency Ranges (DCM_CLKGEN)											
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 outputs	5	375	5	375	5	333	5	200	MHz	
CLKOUT_FREQ_FXDV	Frequency for the CLKFXDV output	0.15625	187.5	0.15625	187.5	0.15625	166.5	0.15625	100	MHz	

Table 50: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN) ⁽¹⁾ (Cont'd)

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Clock Jitter^(2, 3)											
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs.	Typical = $\pm[0.2\% \text{ of CLKFX period} + 100]$								ps	
CLKOUT_PER_JITT_FXDV	Period jitter at the CLKFXDV output.	Typical = $\pm[0.2\% \text{ of CLKFX period} + 100]$								ps	
CLKFX_FREEZE_VAR	CLKFX period change after DFS is put to freeze in the same temperature FCLKFX > 10 MHz	Maximum = $\pm 3 \times \text{DCM_DELAY_STEP}$								ps	
	CLKFX period change after DFS is put to freeze in the same temperature FCLKFX < 10 MHz	Maximum = $\pm 5 \times \text{DCM_DELAY_STEP}$								ps	
CLKFX_FREEZE_TEMP_SLOPE	CLKFX frequency will change in free_oscillator mode over temperature. This value gives the slope for the period change over 1°C.	–	0.001	–	0.001	–	0.001	–	0.001	°C	
Duty Cycle^(4, 5)											
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion	Maximum = $\pm[1\% \text{ of CLKFX period} + 350]$								ps	
CLKOUT_DUTY_CYCLE_FXDV	Duty cycle precision for the CLKFXDV outputs, including the BUFGMUX and clock tree duty-cycle distortion	Maximum = $\pm[1\% \text{ of CLKFX period} + 350]$								ps	
Lock Time											
LOCK_FX ⁽²⁾	The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX, CLKFX180, and CLKFXDV signals are valid. Lock time requires $\text{CLKFX_DIVIDE} < F_{IN}/(0.50 \text{ MHz})$ when: $5 \text{ MHz} < F_{CLKIN} < 50 \text{ MHz}$	–	50	–	50	–	50	–	50	ms	
	when: $F_{CLKIN} > 50 \text{ MHz}$	–	5	–	5	–	5	–	5	ms	
Spread Spectrum											
SPREAD_CENTER_LOW ⁽⁶⁾	Spread when using CENTER_LOW_SPREAD.	Minimum = $100 / \text{CLKFX_DIVIDE}$								ps	
SPREAD_CENTER_HIGH ⁽⁶⁾	Spread when using CENTER_HIGH_SPREAD	Minimum = $240 / \text{CLKFX_DIVIDE}$								ps	
SPREAD_VIDEO_LINK_M0 ⁽⁷⁾	Down spread percentage when using VIDEO_LINK_M0 with reference design, $F_{IN} = 20 \text{ MHz}$. Equivalent to –5.0%.	5	–	5	–	5	–	5	–	%	

Table 50: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN) ⁽¹⁾ (Cont'd)

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
SPREAD_VIDEO_LINK_M1 ⁽⁸⁾	Down spread percentage when using VIDEO_LINK_M1 with reference design, $F_{IN} = 50$ MHz. Equivalent to -4.0%	4	-	4	-	4	-	4	-	%	
SPREAD_VIDEO_LINK_M1_74 ⁽⁹⁾	Down spread percentage when using VIDEO_LINK_M1 with reference design, $F_{IN} = 105$ MHz. Equivalent to -6.0%	6	-	6	-	6	-	6	-	%	
SPREAD_VIDEO_LINK_M2 ⁽¹⁰⁾	Down spread percentage when using VIDEO_LINK_M2 with reference design, $F_{IN} = 80$ MHz. Equivalent to -3.0%	3	-	3	-	3	-	3	-	%	
$F_{MOD_CENTER_LOW}$ ⁽⁶⁾	Average modulation frequency when using CENTER_LOW_SPREAD	Minimum = $F_{IN}/1024$								MHz	
$F_{MOD_CENTER_HIGH}$ ⁽⁶⁾	Average modulation frequency when using CENTER_HIGH_SPREAD	Minimum = $F_{IN}/1024$								MHz	
$F_{MOD_VIDEO_LINK_M0}$ ⁽⁷⁾	Average modulation frequency when using VIDEO_LINK_M0 with reference state machine	0.020		0.020		0.020		0.020		MHz	
$F_{MOD_VIDEO_LINK_M1}$ ⁽⁸⁾	Average modulation frequency when using VIDEO_LINK_M1 with reference state machine	0.030		0.030		0.030		0.030		MHz	
$F_{MOD_VIDEO_LINK_M1_74}$ ⁽⁹⁾	Average modulation frequency when using VIDEO_LINK_M1 with reference state machine	0.030		0.030		0.030		0.030		MHz	
$F_{MOD_VIDEO_LINK_M2}$ ⁽¹⁰⁾	Average modulation frequency when using VIDEO_LINK_M2 with reference state machine	0.030		0.030		0.030		0.030		MHz	

Notes:

- The values in this table are based on the operating conditions described in Table 2 and Table 48.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.
- Output jitter is characterized using a reasonable noise environment (40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of $\pm(1\% \text{ of CLKFX period} + 200 \text{ ps})$. Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is $\pm(100 \text{ ps} + 200 \text{ ps}) = \pm300 \text{ ps}$.
- When using CENTER_LOW_SPREAD, CENTER_HIGH_SPREAD, the valid values for CLKFX_MULTIPLY are limited to 2 through 32, and the valid values for CLKFX_DIVIDE are limited to 1 through 4.
- VIDEO_LINK_M0 values are based on 20 MHz, CLKFX_MULTIPLY = 7, CLKFX_DIVIDE = 2, using the reference design.
- VIDEO_LINK_M1 values are based on 50 MHz, CLKFX_MULTIPLY = 7, CLKFX_DIVIDE = 2, using the reference design.
- VIDEO_LINK_M1 values are based on 105 MHz, CLKFX_MULTIPLY = 7, CLKFX_DIVIDE = 4, using the reference design.
- VIDEO_LINK_M2 values are based on 80 MHz, CLKFX_MULTIPLY = 7, CLKFX_DIVIDE = 2, using the reference design.

Table 51: Recommended Operating Conditions for the Phase-Shift Clock in Variable Phase Mode

Symbol	Description	Speed Grade								Units	
		-4		-3		-2		-1L			
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating Frequency Ranges											
PSCLK_FREQ	Frequency for the PSCLK input.	1	167	1	167	1	167	1	167	MHz	
Input Pulse Requirements											
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period.	40	60	40	60	40	60	40	60	%	

Table 52: Switching Characteristics for the Phase-Shift Clock in Variable Phase Mode⁽¹⁾

Symbol	Description	Amount of Phase Shift	Units
Phase Shifting Range			
MAX_STEPS ⁽²⁾	When CLKIN < 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(10 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
	When CLKIN ≥ 60 MHz, the maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. When using CLKIN_DIVIDE_BY_2 = TRUE, double the clock-effective clock period.	$\pm(\text{INTEGER}(15 \times (\text{CLKIN} - 3 \text{ ns})))$	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting.	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MIN})$	ns
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	$\pm(\text{MAX_STEPS} \times \text{DCM_DELAY_STEP_MAX})$	ns

Notes:

- The values in this table are based on the operating conditions described in Table 46 and Table 51.
- The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM has no initial fixed-phase shifting, that is, the PHASE_SHIFT attribute is set to 0.
- The DCM_DELAY_STEP values are provided at the end of Table 47.

Table 53: Miscellaneous DCM Timing Parameters⁽¹⁾

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN	Minimum duration of a RST pulse width	3	–	CLKIN cycles

Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFXDV, CLKFX180) are unaffected.

Table 54: Frequency Synthesis

Attribute	Min	Max
CLKFX_MULTIPLY (DCM_SP)	2	32
CLKFX_DIVIDE (DCM_SP)	1	32
CLKDV_DIVIDE (DCM_SP)	1.5	12
CLKFX_MULTIPLY (DCM_CLKGEN)	1	256
CLKFX_DIVIDE (DCM_CLKGEN)	2	256
CLKFXDV_DIVIDE (DCM_CLKGEN)	2	32

Table 55: DCM Switching Characteristics

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
T _{DMCCK_PSEN} /T _{DMCKC_PSEN}	PSEN Setup/Hold	0.02 0.00	0.03 0.00	0.03 0.00	0.04 0.00	ns
T _{DMCCK_PSINCDEC} /T _{DMCKC_PSINCDEC}	PSINCDEC Setup/Hold	0.02 0.00	0.03 0.00	0.03 0.00	0.04 0.00	ns
T _{DMCKO_PSDONE}	Clock to out of PSDONE	0.04	0.05	0.05	0.07	ns

Spartan-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 56](#). Values are expressed in nanoseconds unless otherwise noted.

Table 56: Global Clock Input to Output Delay Without DCM or PLL

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> DCM or PLL							
TICKOF	Global Clock and OUTFF <i>without</i> DCM or PLL	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 57: Global Clock Input to Output Delay With DCM in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM in System-Synchronous Mode.							
TICKOFDCM	Global Clock and OUTFF <i>with</i> DCM	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.

Table 58: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with DCM in Source-Synchronous Mode.</i>							
T _{CKOFDCM_0}	Global Clock and OUTFF <i>with DCM</i>	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM output jitter is already included in the timing calculation.

Table 59: Global Clock Input to Output Delay With PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with PLL in System-Synchronous Mode.</i>							
T _{CKOFPLL}	Global Clock and OUTFF <i>with PLL</i>	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 60: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode.							
TICKOFPPLL_0	Global Clock and OUTFF <i>with</i> PLL	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 61: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM and PLL in System-Synchronous Mode.							
TICKOFCDCM_PLL	Global Clock and OUTFF with DCM and PLL	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Table 62: Global Clock Input to Output Delay With DCM and PLL in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> DCM and PLL in Source-Synchronous Mode.							
<code>TICKOFDCM0_PLL</code>	Global Clock and OUTFF with DCM and PLL	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. DCM and PLL output jitter are already included in the timing calculation.

Spartan-6 Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 63](#). Values are expressed in nanoseconds unless otherwise noted.

Table 63: Global Clock Setup and Hold Without DCM or PLL

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
T _{PSFD} / T _{PHFD}	Full Delay (Legacy Delay or Default Delay) Global Clock and IFF ⁽²⁾ without DCM or PLL	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Table 64: Global Clock Setup and Hold With DCM in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
T _{PSDCM} / T _{PHDCM}	No Delay Global Clock and IFF ⁽²⁾ with DCM in System-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 65: Global Clock Setup and Hold With DCM in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
T _{PSDCM0} / T _{PHDCM0}	No Delay Global Clock and IFF ⁽²⁾ with DCM in Source-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 66: Global Clock Setup and Hold With PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
T _{PSPLL} / T _{PHPPLL}	No Delay Global Clock and IFF ⁽²⁾ with PLL in System-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 67: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
T _{PSPLL0} / T _{PHPPLL0}	No Delay Global Clock and IFF ⁽²⁾ with PLL in Source-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 68: Global Clock Setup and Hold With DCM and PLL in System-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMS25 Standard.⁽¹⁾							
$T_{PSDCMPLL}/T_{PHDCMPLL}$	No Delay Global Clock and IFF ⁽²⁾ with DCM and PLL in System-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 69: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode

Symbol	Description	Device	Speed Grade				Units
			-4	-3	-2	-1L	
Example Data Input Set-Up and Hold Times Relative to a Forwarded Clock Input Pin, ⁽¹⁾ Using DCM, PLL, and Global Clock Buffer. For situations where clock and data inputs conform to different standards, adjust the setup and hold values accordingly using the values shown in IOB Switching Characteristics, page 14 .							
T _{PSDCMPLL_0} /T _{PHDCMPLL_0}	No Delay Global Clock and IFF ⁽²⁾ with DCM and PLL in Source-Synchronous Mode	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
		XC6SLX100T				N/A	ns
		XC6SLX150	N/A				ns
		XC6SLX150T				N/A	ns

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package skew is not included in these measurements.
2. IFF = Input Flip-Flop

Source-Synchronous Switching Characteristics

The parameters in this section provide the necessary values for calculating timing budgets for Spartan-6 FPGA source-synchronous transmitter and receiver data-valid windows.

Table 70: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device ⁽¹⁾	Speed Grade				Units
			-4	-3	-2	-1L	
T _{DCD_CLK}	Global Clock Tree Duty Cycle Distortion ⁽²⁾	All					ns
T _{CKSKEW}	Global Clock Tree Skew ⁽³⁾	XC6SLX4	N/A				ns
		XC6SLX9	N/A				ns
		XC6SLX16	N/A				ns
		XC6SLX25	N/A				ns
		XC6SLX25T				N/A	ns
		XC6SLX45	N/A				ns
		XC6SLX45T				N/A	ns
		XC6SLX75	N/A				ns
		XC6SLX75T				N/A	ns
		XC6SLX100	N/A				ns
T _{DCD_BUFI0}	I/O clock tree duty cycle distortion	All					ns
T _{BUFOSKEW}	I/O clock tree skew across one clock region	All					ns

Notes:

1. LX devices are not available with a -4 speed grade; LXT devices are not available with a -1L speed grade.
2. These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
3. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

Table 71: Package Skew

Symbol	Description	Device	Package ⁽³⁾	Value	Units
T _{PKGSKEW}	Package Skew ⁽¹⁾	XC6SLX4	TQG144		ps
			CPG196		ps
			CSG225		ps
		XC6SLX9	TQG144		ps
			CPG196		ps
			CSG225		ps
			FT(G)256		ps
			CSG324		ps
		XC6SLX16	CPG196		ps
			CSG225		ps
			FT(G)256		ps
			CSG324		ps

Table 71: Package Skew (Cont'd)

Symbol	Description	Device	Package ⁽³⁾	Value	Units
$T_{PKGSKEW}$	Package Skew ⁽¹⁾	XC6SLX25	FT(G)256		ps
			CSG324		ps
			FG(G)484		ps
		XC6SLX25T	CSG324		ps
			FG(G)484		ps
			CSG324		ps
			CSG484		ps
		XC6SLX45	FG(G)484		ps
			FG(G)676		ps
			CSG324		ps
			CSG484		ps
		XC6SLX45T	FG(G)484		ps
			CSG484		ps
			FG(G)676		ps
		XC6SLX75	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
		XC6SLX75T	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
		XC6SLX100	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
		XC6SLX100T	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
			FG(G)900		ps
		XC6SLX150	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
			FG(G)900		ps
		XC6SLX150T	CSG484		ps
			FG(G)484		ps
			FG(G)676		ps
			FG(G)900		ps

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
2. Package trace length information is available for these device/package combinations. This information can be used to deskew the package.
3. Some of these devices are available in both Pb and Pb-free (additional G) packages as standard ordering options.

Table 72: Sample Window

Symbol	Description	Device ⁽¹⁾	Speed Grade				Units
			-4	-3	-2	-1L	
T _{SAMP}	Sampling Error at Receiver Pins ⁽²⁾	All					ps
T _{SAMP_BUFI0}	Sampling Error at Receiver Pins using BUFI0 ⁽³⁾	All					ps

Notes:

1. LX devices are not available with a -4 speed grade; LXT devices are not available with a -1L speed grade.
2. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the DCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 DCM jitter
 - DCM accuracy (phase offset)
 - DCM phase shift resolution
 These measurements do not include package or clock tree skew.
3. This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFI0 clock network and IODELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 73: Source-Synchronous Pin-to-Pin Setup/Hold and Clock-to-Out

Symbol	Description	Speed Grade				Units
		-4	-3	-2	-1L	
Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFI0						
T _{PSCS} /T _{PHCS}	Setup/Hold of I/O clock					ns
Pin-to-Pin Clock-to-Out Using BUFI0						
T _{CLOCKOFCS}	Clock-to-Out of I/O clock					ns

Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
06/24/09	1.0	Initial Xilinx release.
08/26/09	1.1	Added V _{FS} to Table 1 and Table 2 . Added R _{FUSE} to Table 2 . Added XC6SLX75 and XC6SLX75T to V _{BATT} and I _{BATT} in Table 1 , Table 2 , and Table 3 . Corrected the quiescent supply current for the XC6SLX4 in Table 4 . Updated Table 8 . Removed DV _{PPIN} from Figure 2 . Removed F _{PCIECORE} from Table 21 and added values to F _{PCIEUSER} . Added more networking applications to Table 22 . Updated values for T _{SUSPENDLOW_AWAKE} , T _{SUSPEND_ENABLE} , and T _{SCP_AWAKE} in Table 40 . Numerous changes to Table 41, page 34 including the addition of new values to various specifications, revising the T _{SMCKCS0} description, and changing the units of T _{POR} . Also, removed <i>Dynamic Reconfiguration Port (DRP) for DCM and PLL Before and After DCLK</i> section from Table 41 and updated all the notes. In Table 45 , added to F _{INMAX} , revised F _{OUTMAX} , and removed PLL Maximum Output Frequency for BUFI02. Revised values for DCM_DELAY_STEP in Table 47 . Updated CLKIN_FREQ_FX values in Table 48 .
01/04/10	1.2	Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated T _{SOL} in Table 1 . Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in Table 6 . Revised much of the detail in GTP Transceiver Specifications in Table 9 through Table 20 . Added -2 data to Table 22 . Updated F _{MAX} in Table 38 . Updated descriptions for T _{DNACLKL} and T _{DNACLKH} in Table 39 and revised values for all parameters. Removed T _{INITADDR} from Table 41 and added new data. Updated values in Table 42 through Table 55 . Added Table 44 (BUFPLL) and Table 50 (DCM_CLKGEN). Removed T _{LOCKMAX} note from Table 45 . Updated note 3 in Table 46 . In Table 71 : removed XC6SLX75CSG324 and XC6SLX75TCSG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.